Called the CH32V003 series, they are based on the company’s own QingKe RISC-V2A core with a hardware interrupt stack and two-level interrupt nesting, supported by 16kbyte flash, 2kbyte ram and a ~2kbyte bootloader. There is also 64byte of non-volatile system configuration memory, 64byte of user-defined memory and a 64bit unique ID. A single-channel DMA controller is provided.
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy