Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

In the Media

LLVM 17 Lands Initial Support For RISC-V Vector Crypto Extension ISA

By March 26, 2023No Comments1 min read

Merged this weekend to the LLVM 17 development code-base is initial support for RISC-V’s vector crypto extension ISA.

The latest LLVM (17) Git code has initial support for the v0.3 draft specification of the vector crypto extension ISA, which aims to speed-up cryptographic operations on future RISC-V processors. These instructions were developed by Brandon Wu at SiFive.

Read the full article.