Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

In the Media

RISC-V: Dividing efficiently across different hardware

By April 26, 2023No Comments1 min read

Author: Paul Curtis

In previous blog posts I have described the division algorithms SEGGER implemented in emRun. However, which algorithm is best (in terms of code size, execution speed, or power efficiency) is very dependent on the target instruction set architecture (ISA) and the way the ISA is implemented in silicon. This article explains how we help to select the best division algorithm for use.

Read the full article.