Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

In the Media

Imperas details verification of automotive AI RISC-V vector processor IP

By July 11, 2023No Comments1 min read

Imperas Software in the UK and Cadence Design Systems have detailed the verificaiton flow for NSITEXE developing an automotive AI RISC-V processor core.

The two worked on a comprehensive verification flow for the NSITEXE Akaria processor IP, including the NS72, which is an out-of-order 64-bit RISC-V processor with the RVV vector extensions. This is aimed at automotive AI chips and other safety critical embedded designs for parent company Denso.

Read the full article.