Skip to main content

RISC-V Summit North America 2025 · Santa Clara, California - Oct 22-23 · Register Now

Ecosystem News

Imperas details verification of automotive AI RISC-V vector processor IP

Imperas Software in the UK and Cadence Design Systems have detailed the verificaiton flow for NSITEXE developing an automotive AI RISC-V processor core.

The two worked on a comprehensive verification flow for the NSITEXE Akaria processor IP, including the NS72, which is an out-of-order 64-bit RISC-V processor with the RVV vector extensions. This is aimed at automotive AI chips and other safety critical embedded designs for parent company Denso.

Read the full article.