RISC-V is an open standard instruction set architecture that has potential to be widely used as an alternative to existing ARM and x86 solutions. For the software developers it’s beneficial to keep up with this technology and test early. At the moment it might be challenging to get real RISC-V hardware, however there is an alternative by using emulators such as QEMU. This short talk presents the journey and challenges we faced when testing our application on RISC-V Fedora in a VM and in a podman container.
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy