abringaze

Proposed System Architecture Application for Space Advancement MUENSTER, TEXAS, March 2021: NASA has selected 365 U.S. small business proposals for initial funding from the agency’s Small Business Innovation Research (SBIR)…

Imperas simulation technology with RISC-V reference models of the OpenHW CORE-V IP portfolio released as free Instruction Set Simulator for software development. Oxford, UK – March 29th, 2021 – Imperas Software Ltd.,…

The allure of open-source hardware is the flexibility for designers to create their own CPU-based platforms. Advocates believe that freely available open-source systems will encourage a new wave of processor…

RISC-V (pronounced “risk-five”) stands for ‘reduced instruction set computer (RISC) five’. The number five refers to the number of generations of RISC architecture that were developed at the University of California, Berkeley…

Keith Packard shares his passion of hobbyist rocketry and hardware design. Packard and his partners develop hardware for rocketry kits using RISC-V processors. Doc Searls and Packard discuss the importance…

ntel made several major announcements recently including the launch of its Intel Foundry Services business. It will offer capacity in the U.S. and Europe, along with an IP portfolio for…

Demonstrating MAX30102 Pulse Oximeter and Heart Rate Sensor using VEGA Microprocessor based on RISC-V ISA ​ Source code : https://gitlab.com/cdac-vega/​ 

It looks like the Linux 5.13 kernel will be supporting an interesting RISC-V feature this spring. Queued up now in RISC-V's "for-next" branch as of this week is support for XIP, or…