Video: RISC-V RV32I B-Type | Maven Silicon
This video explains the RV32I B-Type instructions.
To know more, explore our RISC-V courses, https://elearn.maven-silicon.com/risc-v
RISC-V is... Read more.
PUFiot: An Essential Secure Coprocessor for RISC-V | Sam Chung, Sean H. Wu, and Evans Yang, PUF Security
The number of connected IoT devices exceeded 46 billion in 2021 and is expected to reach a remarkable 125 billion by 2030. This will shift the semiconductor market... Read more.
Video: It’s Not Just About Embedded! | The Yocto Project
“Embedded Linux people build custom Linux systems.” Thats how things are, right? And yeah, they do that a real lot for sure. But why invest all that effort?... Read more.
Zephyr RTOS + RISC-V – see the live demo at Open Source Summit/Embedded Linux Conference! | Jonathan Beri, Golioth
An Instruction Set Architecture (ISA) is like the DNA of a computer. It’s what makes Arm®-based processors Arm, x86-based CPUs Intel®, and so on. RISC-V is a... Read more.
New release of SweRVolf RISC-V SoC project aims for lower barrier to entry | Gareth Halfacree, The Register
The SweRVolf project, a fully open system-on-chip designed as a reference platform for Western Digital's RISC-V SweRV cores, has announced a major new release promising... Read more.
Optimization Driving Changes In Microarchitectures | Ann Steffora Mutschler, Semiconductor Engineering
The semiconductor ecosystem is at a turning point for how to best architect the CPU based on the explosion of data, the increased usage of AI, and the need for differentiation... Read more.
RISC-V Chiplets, Disaggregated Die, and Tiles | Chris Jones, SiFive
Scalable High-Performance Computing SoC Design with RISC-V
Whether you refer to the design concept as a disaggregated die, tiles, chiplets, or good ol’ multi-chip... Read more.
ZAYA now supports RISC-V | Zaya
ZAYA is a secure operating system that creates a TEE (Trusted Execution Environment) to manage all sensitive operations and resources securely. ZAYA supports and... Read more.
Open source SystemVerilog tools in ASIC design | Antmicro, Google Open Source Blog
Open source hardware is undeniably undergoing a renaissance whose origin can be traced to the establishment of RISC-V Foundation (later redubbed RISC-V International).... Read more.
Unlock the RISC-V Naming Code | Richard A. Quinnell, Digi-Key
The RISC-V instruction set architecture (ISA) provides a unique opportunity. Its structure allows developers to use processors with a wide range of sizes and performance... Read more.