No recent posts listed
New RISC-V CPU claims record breaking performance per watt | Micro Magic Inc
Imperas Extends free riscvOVPsimPlus Simulator for RISC-V | Imperas
RISC-V Summit 2020 – virtual booth, keynote session and talks | Antmicro
RISC-V for ultra-low power processing and AI on the edge | Jeff Shepard, Microcontroller Tips
Imperas Simulator Supports Andes Custom Extension™ to Accelerate Software Development in Domain Specific Applications | Andes Technology
The design of scalar AES Instruction Set Extensions for RISC-V |
Faster, Smaller and More Accurate Edge AI Using Deeplite and Andes Technology Software + Hardware | Andes Technology
Micro Magic, Inc. Delivers World’s Highest Performance/Power RISC-V CoreAndes RISC-V Vector Processor NX27V is Upgraded to RVV 1.0 | Andes Technology
64-bit RISC-V core claims 10x better CoreMarks/Watt compared to other 3-5GHz CPUs | Eric Brown, Technologic Systems
Esperanto Technologies to Reveal Chip with 1000+ Cores at RISC-V Summit | Esperanto Techologies
Business not quite as usual – but soldiering onRISC-V processor trace now standardized: Even open source needs agreed specs
New RISC-V CPU claims record breaking performance per watt | Micro Magic IncMicro Magic Inc.—a small electronic design firm in Sunnyvale, California—has produced a prototype CPU that is several times more efficient than world-leading competitors, while retaining reasonable…
Imperas Extends free riscvOVPsimPlus Simulator for RISC-V | ImperasriscvOVPsimPlus™ includes latest reference model and now offers expanded simulation features for debug & trace for early software development and hardware verification. Oxford, UK –…
RISC-V Summit 2020 – virtual booth, keynote session and talks | Antmicrokeynote session including our partners and RISC-V International members, and giving talks describing our efforts aimed at improving the RISC-V tooling ecosystem. Read the full article.]]>
RISC-V for ultra-low power processing and AI on the edge | Jeff Shepard, Microcontroller TipsPULP Platform The Parallel Ultra Low Power (PULP) Platform started as a joint effort between the Integrated Systems Laboratory (IIS) of ETH Zürich and the…
Imperas Simulator Supports Andes Custom Extension™ to Accelerate Software Development in Domain Specific Applications | Andes TechnologyHSINCHU, TAIWAN AND OXFORD, UK – December 03, 2020 – Andes Technology Corp., a leading supplier of performance-efficient and extensible 32/64-bit RISC-V CPU cores and a…
The design of scalar AES Instruction Set Extensions for RISC-V |Ben MarshallDepartment of Computer Science, University of Bristol G. Richard NewellMicrochip Technology Inc., USA Dan PageDepartment of Computer Science, University of Bristol Markku-Juhani O. SaarinenPQShield,…
Faster, Smaller and More Accurate Edge AI Using Deeplite and Andes Technology Software + Hardware | Andes TechnologyMONTREAL, CANADA and HSINCHU, TAIWAN – December 1, 2020 – The push for low-power and low-latency deep learning models, computing hardware, and systems for artificial intelligence…
Micro Magic, Inc. Delivers World’s Highest Performance/Power RISC-V CoreRead the full press release.]]>
Andes RISC-V Vector Processor NX27V is Upgraded to RVV 1.0 | Andes TechnologySAN JOSE, CA – December 02, 2020 – Andes Technology Corporation (TWSE: 6533), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and…
64-bit RISC-V core claims 10x better CoreMarks/Watt compared to other 3-5GHz CPUs | Eric Brown, Technologic SystemsConsidering the spectacular promise and sudden demise of AI tech firm Magic AI, we should perhaps be wary of hyped up companies with Magic in…
Esperanto Technologies to Reveal Chip with 1000+ Cores at RISC-V Summit | Esperanto TechologiesArt Swift, CEO of Esperanto Technologies, will present chip that accelerates Machine Learning based on RISC-V ISA MOUNTAIN VIEW, Calif., Dec. 1, 2020 – Esperanto…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
Business not quite as usual – but soldiering onThe post Business not quite as usual – but soldiering on appeared first on UltraSoC.]]>
RISC-V processor trace now standardized: Even open source needs agreed specsThe post RISC-V processor trace now standardized: Even open source needs agreed specs appeared first on UltraSoC.]]>