No recent posts listed
Codasip Announces Three New RISC-V Application Processor Cores Providing Multi-Core and SIMD Capability | Codasip
#519 – Simulating Embedded Hardware with Michael Gielda | The AMP Hour
New RISC-V CPU claims record breaking performance per watt | Micro Magic Inc
Imperas Extends free riscvOVPsimPlus Simulator for RISC-V | Imperas
RISC-V Summit 2020 – virtual booth, keynote session and talks | Antmicro
RISC-V for ultra-low power processing and AI on the edge | Jeff Shepard, Microcontroller Tips
Imperas Simulator Supports Andes Custom Extension™ to Accelerate Software Development in Domain Specific Applications | Andes Technology
The design of scalar AES Instruction Set Extensions for RISC-V |
Faster, Smaller and More Accurate Edge AI Using Deeplite and Andes Technology Software + Hardware | Andes Technology
Micro Magic, Inc. Delivers World’s Highest Performance/Power RISC-V Core
Business not quite as usual – but soldiering onRISC-V processor trace now standardized: Even open source needs agreed specs
Codasip Announces Three New RISC-V Application Processor Cores Providing Multi-Core and SIMD Capability | CodasipMunich, Germany – December 4th, 2020 – Codasip, the leading supplier of customizable RISC-V® processor IP, today announces three new 64-bit RISC-V application processor cores: the A70XP™ provides support…
#519 – Simulating Embedded Hardware with Michael Gielda | The AMP HourMichael Gielda of Antmicro and the CHIPS Alliance! Listen to the podcast.]]>
New RISC-V CPU claims record breaking performance per watt | Micro Magic IncMicro Magic Inc.—a small electronic design firm in Sunnyvale, California—has produced a prototype CPU that is several times more efficient than world-leading competitors, while retaining reasonable…
Imperas Extends free riscvOVPsimPlus Simulator for RISC-V | ImperasriscvOVPsimPlus™ includes latest reference model and now offers expanded simulation features for debug & trace for early software development and hardware verification. Oxford, UK –…
RISC-V Summit 2020 – virtual booth, keynote session and talks | Antmicrokeynote session including our partners and RISC-V International members, and giving talks describing our efforts aimed at improving the RISC-V tooling ecosystem. Read the full article.]]>
RISC-V for ultra-low power processing and AI on the edge | Jeff Shepard, Microcontroller TipsPULP Platform The Parallel Ultra Low Power (PULP) Platform started as a joint effort between the Integrated Systems Laboratory (IIS) of ETH Zürich and the…
Imperas Simulator Supports Andes Custom Extension™ to Accelerate Software Development in Domain Specific Applications | Andes TechnologyHSINCHU, TAIWAN AND OXFORD, UK – December 03, 2020 – Andes Technology Corp., a leading supplier of performance-efficient and extensible 32/64-bit RISC-V CPU cores and a…
The design of scalar AES Instruction Set Extensions for RISC-V |Ben MarshallDepartment of Computer Science, University of Bristol G. Richard NewellMicrochip Technology Inc., USA Dan PageDepartment of Computer Science, University of Bristol Markku-Juhani O. SaarinenPQShield,…
Faster, Smaller and More Accurate Edge AI Using Deeplite and Andes Technology Software + Hardware | Andes TechnologyMONTREAL, CANADA and HSINCHU, TAIWAN – December 1, 2020 – The push for low-power and low-latency deep learning models, computing hardware, and systems for artificial intelligence…
Micro Magic, Inc. Delivers World’s Highest Performance/Power RISC-V CoreRead the full press release.]]>
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
Business not quite as usual – but soldiering onThe post Business not quite as usual – but soldiering on appeared first on UltraSoC.]]>
RISC-V processor trace now standardized: Even open source needs agreed specsThe post RISC-V processor trace now standardized: Even open source needs agreed specs appeared first on UltraSoC.]]>