Feb 18 TestRIG – Randomized Testing of RISC-V CPUs By Camille Calichon Blog TestRIG (Testing with Random Instruction Generation) is a testing framework for RISC-V implementations. The RISC-V community has standardized a formal model of the architecture in the Sail language, giving a…Read More
