Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

Andes: d-Matrix and Andes Team on World’s Highest Performing, Most Efficient Accelerator for AI Inference at Scale

By November 17, 2025November 18th, 2025No Comments1 min read
  • RISC-V logo

    RISC-V International’s staff bring together expertise from multiple disciplines to advance our mission of promoting the RISC-V instruction set architecture (ISA). On the RISC-V blog, we highlight stories from and about our members that showcase collaboration, innovation, and growth across the RISC-V ecosystem.

Andes: d-Matrix and Andes have partnered to integrate Andes’ high-performance AX46MPV RISC-V CPU IP into d-Matrix’s next-generation Raptor accelerator, the first to feature 3D In-Memory Compute (3DIMC) technology for faster, more efficient AI inference at scale. The collaboration combines memory-centric compute innovation with advanced RISC-V vector processing to deliver breakthrough performance-per-watt for datacenter AI workloads.

Read More.

Related Posts

In the Media ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Electronic Design: Checking Out the RISC-V Summit North America 2025

Electronic Design: Checking Out the RISC-V Summit North America 2025

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Semiconductor Engineering: Why Openness Matters For AI At The Edge

Semiconductor Engineering: Why Openness Matters For AI At The Edge

RISC-V International Staff
RISC-V International StaffNovember 26, 2025