Reduced instruction-set architectures (ISAs) such as RISC-V provide greater efficiency and less drag on resources than their more complex counterparts. Industrial Internet of Things (IIoT) applications often require both high connectivity and cooperation levels between modules while keeping costs down and reducing power consumption. The Terasic T-Core FPGA MAX 10 Development Board provides a comprehensive hardware design platform built around the Intel® MAX 10 FPGA for RISC-V-based designs. It’s an optimal development solution for cost-effective designs in control plane or data path applications and features industry-leading programmable logic for design flexibility.
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy