anisha

Nov 18

Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC

By anisha Ecosystem News, HPC

MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Esperanto Technologies™, a leading developer of RISC-V chips and software for high-performance computing (HPC) and artificial intelligence (AI), today announced that they are cooperating with NEC Corporation…

Nov 15

Openchip, NEC and Barcelona Supercomputing Center studying Collaboration to develop Next Generation Supercomputers based on RISC-V

By anisha Ecosystem News

Barcelona / Tokyo, 14 of November 2024 –Openchip, NEC and the Barcelona Supercomputing Center are studying collaboration to develop the new Openchip Vector Computing Accelerator for use in supercomputing data…

Nov 15

Triton kernel performance on RISC-V CPU

By anisha Blog

Introduction to Triton Triton is an open-source, Python-based Domain-Specific Language (DSL) developed by OpenAI to simplify the writing of high-performance GPGPU code. It was first introduced in 2019 by Tillett…

Nov 14

DeepComputing Launches Early Access Program for DC-ROMA RISC-V Mainboard for Framework Laptop 13

By anisha Ecosystem News

DeepComputing is excited to announce the launch of an exclusive early access program for the DC-ROMA RISC-V Mainboard, specifically designed for industry and business customers. This limited-edition initiative gives early…

Nov 12

VIDEO: RISC-V Design Innovations with Custom Extensions | Synopsys

By anisha Ecosystem News

Andes and Synopsys present a ‘software first’ design flow using virtual platforms/prototypes allows RISC-V developers to explore new hardware configuration options with application SW workloads and full OS support. Watch…

Nov 12

MIPS releases RISC-V CPU for autonomous vehicles

By anisha Automotive, Ecosystem News

MIPS released its P8700 CPU based on the RISC-V computing architecture to target driver assistance and autonomous vehicle applications. The San Jose, California-based company, which focuses on developing efficient and configurable…

Nov 11

The Convergence of Functional with Safety, Security and PPA Verification

By anisha Ecosystem News

Formal For All! “Do I need a PhD to use formal verification?” “Can formal methods really scale?” “Is it too difficult to write formal properties that actually prove something?” “If…

Nov 08

Stream Computing Provides Smart Community Services Based on RISC-V Computing Power and LLMs

By anisha Blog

By Deke Wang and David Chen, Stream Computing In the wave of digital transformation, the intelligent upgrade of community services has become key to improving the quality of life for…

Nov 07

Stream Computing RISC-V Matrix Extension Open Source Project Upgrades to Version 0.5, Supporting Vector+Matrix Implementation

By anisha Blog

By Fujie Fan and David Chen, Stream Computing Background: In order to solve the problem of instruction fragmentation of RISC-V in AI field and accelerate the pace of AI industry,…

Nov 06

Highlights from the RISC-V Summit 2024

By anisha Ecosystem News

What you’ll learn: The state of RISC-V, including new RISC-V announcements. A look at some good video presentations at the 2024 RISC-V Summit. RISC-V trends in 2025. I didn't make…

Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC

Openchip, NEC and Barcelona Supercomputing Center studying Collaboration to develop Next Generation Supercomputers based on RISC-V

Triton kernel performance on RISC-V CPU

DeepComputing Launches Early Access Program for DC-ROMA RISC-V Mainboard for Framework Laptop 13

VIDEO: RISC-V Design Innovations with Custom Extensions | Synopsys

MIPS releases RISC-V CPU for autonomous vehicles

The Convergence of Functional with Safety, Security and PPA Verification

Stream Computing Provides Smart Community Services Based on RISC-V Computing Power and LLMs

Stream Computing RISC-V Matrix Extension Open Source Project Upgrades to Version 0.5, Supporting Vector+Matrix Implementation

Highlights from the RISC-V Summit 2024

About

Technical Steering Committee
Board of Directors
FAQ
Contact Us
About RISC-V
History of RISC-V
Blog
News
Announcements

Policies

Privacy Policy
Code of Conduct
Antitrust Policy
Brand Guidelines

Specification

Ratified
Under Development
Contribute

Developers

Get Started
Training
Development Partners
Developer Boards
Labs
Mentorship
Technical Wiki

Industries

Automotive
Artificial Intelligence
Case Studies
Exchange
Landscape
Software Ecosystem Dashboard

Events

RISC-V Summit
Calendar
Videos
Community Meetings

Members

Current Members
Resources
Recognition

Resources

Get RISC-V Gear

Join RISC-V International

Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.

anisha

Subscribe for updates, event info, webinars, and the latest community news

About

Policies

Specification

Developers

Industries

Events

Members

Resources

Join RISC-V International

Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.