Greg Sterling from RISC-V International has worked with Carl Perry to create a RISC-V development container to help streamline the process of working with RISC-V related projects. This project aims…
Read More
TestRIG (Testing with Random Instruction Generation) is a testing framework for RISC-V implementations. The RISC-V community has standardized a formal model of the architecture in the Sail language, giving a…
Read More
Introduction Following the gap analysis done in the second half of 2023, the Vector Special Interest Group (SIG-Vector) has been working on specifying instructions to accelerate matrix operations. Two Task…
Read More
Tammo Mürmann has just commenced his PhD studies at the Technical University of Darmstadt as part of the Embedded Systems and Applications Group (ESA). During his studies, he already participated…
Read More
by Linda Njau, RISC-V Mentee at Ventana Micro SystemsI came across the Linux/RISC-V mentorship while searching for an internship, and my curiosity was sparked by the RISC-V standard and the…
Read More
Andrea Gallo, RVFA Vice President of Technology at RISC-V InternationalAfter decades of a highly successful, Arm-focused career, Andrea Gallo was ready to take his professional path in a new direction.…
Read More
Hello RISC-V Community, We’ve heard your feedback! Many of you expressed an interest in seeing RISC-V projects from around the world, as well as having the opportunity to share your…
Read More
We’re excited to team up with our members Andes, Codasip, and Tactical Computing Laboratories to bring you an in-person hackathon at this year’s RISC-V Summit North America. It’s a hands-on…
Read More
The path to success for an IT career is often paved with curiosity, dedication and a willingness to evolve. Victor Labián Carro, RVFA, now a Customer Engineer at Axelera AI,…
Read More
We are looking for RISC-V enthusiasts from around the world to become key players in supporting RISC-V progress through global promotion and engagement. As an Advocate, you will host local…
Read More