Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

Andes’ Core Has RISC-V Vector Instruction Extension | Nitin Dahad, EE Times

By December 17, 2019No Comments1 min read

https://www.eetimes.com/andes-core-has-risc-v-vector-instruction-extension/]]>

Related Posts

In the Media ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Electronic Design: Checking Out the RISC-V Summit North America 2025

Electronic Design: Checking Out the RISC-V Summit North America 2025

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Semiconductor Engineering: Why Openness Matters For AI At The Edge

Semiconductor Engineering: Why Openness Matters For AI At The Edge

RISC-V International Staff
RISC-V International StaffNovember 26, 2025