Bouffalo Lab Standardizes on SiFive RISC-V Embedded CPU Core IP for New IoT Products | SiFive

By RISC-V Community NewsNovember 18, 2020No Comments1 min read

RISC-V Community News

SiFive E2 Core IP Flexibility and Power-efficient Performance Enable Bouffalo Product differentiation Read the full press release.[/vc_column_text][/vc_column][/vc_row]]]>

Bouffalo Lab Standardizes on SiFive RISC-V Embedded CPU Core IP for New IoT Products | SiFive

About

Technical Steering Committee
Board of Directors
FAQ
Contact Us
About RISC-V
History of RISC-V
Blog
News
Announcements
Genealogy

Policies

Privacy Policy
Code of Conduct
Antitrust Policy
Brand Guidelines

Specification

Ratified
Under Development
Contribute

Developers

Get Started
Training
Development Partners
Developer Boards
Labs
Mentorship
Technical Wiki

Industries

Automotive
Artificial Intelligence
Case Studies
Exchange
Landscape
Software Ecosystem Dashboard

Events

RISC-V Summit
Calendar
Videos
Community Meetings

Members

Current Members
Resources
Recognition

Resources

Get RISC-V Gear

Join RISC-V International

Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.

Bouffalo Lab Standardizes on SiFive RISC-V Embedded CPU Core IP for New IoT Products | SiFive

Related Posts

ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

Electronic Design: Checking Out the RISC-V Summit North America 2025

Semiconductor Engineering: Why Openness Matters For AI At The Edge

Subscribe for updates, event info, webinars, and the latest community news

About

Policies

Specification

Developers

Industries

Events

Members

Resources

Join RISC-V International

Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.