We, at SiFive, are just finishing up building a RISC-V based computer that can be used as a full Linux desktop. It's time to take it out for a spin…
Read More
If you are going to create a domain-specific processor, one of the key activities is to choose an instruction set architecture (ISA) that matches your software needs. So where do you start?…
Read More
RISC-V silicon intellectual property (IP) factory Andes Technology (6533) successfully used the RISC-V architecture to catch up with the 5G, automotive and game console craze. The legal person is optimistic that…
Read More
EdgeQ is prepping an AI-enabled 5G “basestation on a chip” built on RISC-V cores and OpenRAN standards that claims to greatly reduce power, cost, and complexity for 5G basestations. Santa…
Read More
UC Berkeley developed the RISC-V instruction set as a CPU lingua franca for computer chips; an architecture used by all chipmakers and owned by nonei. Here, we look at RISC-V…
Read More
SANTA CLARA, Calif. – EdgeQ, a 5G systems-on-a-chip company, announced today that Dr. Paul Jacobs and Matt Grob have joined the advisory board. As a former Chief Executive Officer and…
Read More
This is the first in a series of tutorials which will teach you how to get started with RiscV (Risc 5) programming This tutorial assumes you have no previous experience…
Read More
San Jose, Jan. 26, 2021 (GLOBE NEWSWIRE) -- Andes Technology Corporation (TWSE: 6533), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and founding premier member of RISC-V…
Read More
Today, 5G cellular startup EdgeQ is announcing the addition of two new members to its advisory board—former Qualcomm CEO Paul Jacobs, and former Qualcomm CTO Matt Grob. Their mission is…
Read More
The 64-bit NX27V is a vector processor with 5-stage scalar pipeline that supports the latest RISC-V specification, including the IMAFD standard instructions, “C” 16-bit compression instructions, “P” DSP extension instructions,…
Read More