In the Media Archives

Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

May 02

The Rise of RISC-V and ISO 26262 Compliance

By Anisha Sharma In the Media

RISC-V technology is beginning its inroads into automotive electrical/electronic (EE) architecture design. Four major trends are driving this evolution: the surge in electric vehicles (EVs), advances in self-driving technology, the emergence…

May 01

X- Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ – a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core

By Anisha Sharma In the Media

SAN DIEGO, May 1, 2024 /PRNewswire/ -- X-Silicon Inc (XSI), a San Diego-based startup, announced today their new NanoTile open-standard low-power "C-GPU" architecture that infuses GPU acceleration into a RISC-V Vector CPU Core with tightly…

May 01

Radiation-Tolerant RISC-V FPGA for Linux in space

By Anisha Sharma In the Media

Microchip Technology has launched a radiation tolerant version of its PolarFire FPGA with a RISC-V processor sub-system that can run the Linux operating system. The Microchip RT PolarFire system-on-chip (SoC)…

Apr 23

Cooperation and Competition Behind the Scenes in the RISC-V Community

By Anisha Sharma In the Media

RISC-V “is changing the way people build every single computer,” says Mark Himelstein, the former CTO at RISC-V International. He joins us to explain the significance of the RISC-V ISA,…

Apr 22

Here’s why RISC-V is so important

By Anisha Sharma In the Media

RISC-V has been an industry buzzword over the last few years, making waves with a range of wacky devices and chips from all sorts of manufacturers. This often-hyped technology has sometimes…

Apr 20

[VIDEO] Applications for the RISC-V Revolution – The Electropages Podcast with Bluespec, Inc

By Anisha Sharma In the Media

Welcome to another episode of the Electropages podcast. Today, host Robin Mitchell is joined by Charlie Hauck, CEO of Bluespec Inc, to explore the latest developments in RISC-V technology and…

Apr 18

Compiler toolset for RISC-V in safety and security-critical automotive applications

By Anisha Sharma In the Media

TASKING has introduced the new compiler toolset VX-Toolset for RISC-V. The industry's first ISO 26262 and ISO/SAE 21434 compliant compiler enables the development of automotive embedded software that fulfills stringent…

Apr 17

A Striped Bus Architecture for Minimizing Multi-Core Interference

By RISC-V Community News In the Media

Understanding the intricacies of software timing behaviour is crucial, especially in safety-critical systems and systems with real-time requirements. While analysing timing on single-core processor architecture might seem straightforward, the landscape…

Apr 17

SYSGO Supports RISC-V with its Embedded Linux ELinOS Version 7.2

By Anisha Sharma In the Media

SYSGO released its support for RISC-V via its embedded Linux ELinOS version 7.2. The platform fully supports Microchip's PolarFire SoC Icicle. The ratification also sees fixes for the 2038 bug…

Apr 15

RISC-V: Democratizing Innovation in CPU Design

By RISC-V Community News In the Media

RISC-V has emerged as a groundbreaking force in the semiconductor industry, fundamentally changing the CPU design and manufacturing landscape. By providing an open standard instruction set architecture (ISA), RISC-V has…

In the Media

The Rise of RISC-V and ISO 26262 Compliance

X- Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ – a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core

Radiation-Tolerant RISC-V FPGA for Linux in space

Cooperation and Competition Behind the Scenes in the RISC-V Community

Here’s why RISC-V is so important

[VIDEO] Applications for the RISC-V Revolution – The Electropages Podcast with Bluespec, Inc

Compiler toolset for RISC-V in safety and security-critical automotive applications

A Striped Bus Architecture for Minimizing Multi-Core Interference

SYSGO Supports RISC-V with its Embedded Linux ELinOS Version 7.2

RISC-V: Democratizing Innovation in CPU Design

About

Technical Steering Committee
Board of Directors
FAQ
Contact Us
About RISC-V
History of RISC-V
Blog
News
Announcements
Genealogy

Policies

Privacy Policy
Code of Conduct
Antitrust Policy
Brand Guidelines

Specification

Ratified
Under Development
Contribute

Developers

Get Started
Training
Development Partners
Developer Boards
Labs
Mentorship
Technical Wiki

Industries

Automotive
Artificial Intelligence
Case Studies
Exchange
Landscape
Software Ecosystem Dashboard

Events

RISC-V Summit
Calendar
Videos
Community Meetings

Members

Current Members
Resources
Recognition

Resources

Get RISC-V Gear

Join RISC-V International

Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.

In the Media

Subscribe for updates, event info, webinars, and the latest community news

About

Policies

Specification

Developers

Industries

Events

Members

Resources

Join RISC-V International

Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.