RISCY-SEECS is a 5-stage, single-issue, in-order CPU which implements the 32-bit RISC-V instruction set. It fully implements I, M, A and C extensions as specified in Volume I: User-Level ISA V 2.3.
Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.
RISCY-SEECS is a 5-stage, single-issue, in-order CPU which implements the 32-bit RISC-V instruction set. It fully implements I, M, A and C extensions as specified in Volume I: User-Level ISA V 2.3.
Copyright © RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International.
For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy. Code of Conduct Policy. Antitrust Policy.