Skip to main content

Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

Imperas Collaborates with Synopsys on SystemVerilog based RISC-V Verification

By February 27, 2023No Comments1 min read
ImperasDV™ verification solutions are now certified for use with Synopsys functional simulation and debug tools with ‘lock-step-compare’ for RISC-V processor verification

Related Posts

In the Media EDN: RISC-V Summit spurs new round of automotive support

EDN: RISC-V Summit spurs new round of automotive support

RISC-V International Staff
RISC-V International StaffNovember 13, 2025
In the Media WebProNews: RISC-V’s ISO Milestone: Open ISA Poised for Global Dominance

WebProNews: RISC-V’s ISO Milestone: Open ISA Poised for Global Dominance

RISC-V International Staff
RISC-V International StaffNovember 13, 2025
In the Media EEWorldOnline: MIPS releases multithreaded processor for edge computing

EEWorldOnline: MIPS releases multithreaded processor for edge computing

RISC-V International Staff
RISC-V International StaffNovember 7, 2025