Imperas reunites with SystemVerilog Co-Founders at DVCon 2021 | Imperas

As Imperas releases advanced SystemVerilog reference technology for RISC-V processor verification it brings together Peter Flake, Simon Davidmann, and Phil Moorby to discuss their involvement in the creation of Verilog and SystemVerilog.

Read the full article.