Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

Imperas’ RV32/64K Crypto Architectural Validation Test Suites Now Included in RISC-V Verification Ecosystem | Chad Cox Embedded Computing Design

By March 16, 2021No Comments1 min read

Imperas Software released its latest update to the RISC-V architectural validation test suites for the RV32/64K Crypto (scalar) extension.

The released tests support the RISC-V ISA Crypto specification proposed as the “K” extension, current draft spec 0.8.1, and will be updated as the spec is publicly reviewed and ratified.

Read the full article.

Related Posts

In the Media ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Electronic Design: Checking Out the RISC-V Summit North America 2025

Electronic Design: Checking Out the RISC-V Summit North America 2025

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Semiconductor Engineering: Why Openness Matters For AI At The Edge

Semiconductor Engineering: Why Openness Matters For AI At The Edge

RISC-V International Staff
RISC-V International StaffNovember 26, 2025