Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

In the Media

Indian RISC-V Startup Slashes Design Time to Minutes

By June 17, 2025June 18th, 2025No Comments1 min read
  • Marketing Specialist, RISC-V International

    Anisha is part of the RISC-V International marketing team, responsible for managing social media and tracking the latest updates from our members. She brings more than seven years of experience in digital marketing and communications strategy to the team.


Indian fabless startup InCore Semiconductors has unveiled its SoC Generator platform, a deterministic automation tool that compresses the time to design a fully functional SoC from concept to FPGA validation from several months to under 10 minutes.

The platform auto-generates register-transfer level (RTL), integrates IPs, builds the interconnect fabric, configures the bootable software stack and produces all necessary documentation in a single click, according to the company. To demonstrate its capabilities, InCore validated a test chip fabricated on TSMC’s 40-nm node, featuring six heterogeneous RISC-V cores, a custom network-on-chip (NoC) and real-time operating system bring-up.

Read More.