No recent posts listed
Developing Diosix: An open-source RISC-V bare-metal hypervisor from scratch in Rust | British Computer Society Open Source Specialists
Expanding a RISC-V Processor with Vector Instructions for Accelerating Machine Learning | British Computer Society Open Source Specialists
Micro Magic, Inc. Delivers Ultra Low Power 64-Bit RISC-v Core | Cision PR Newswire
RISC-V Awareness Webinar From Dr. Ali Ahmed and Zeeshan Rafique from UIT | Micro Electronics Research Lab -UIT
High-throughput open source PCIe on Xilinx VU19P-based ASIC prototyping platform
CUSTOMIZING AN EXISTING RISC-V PROCESSOR | Codasip
Shakti Open Source Processor Development EcosystemRISC-V台湾联盟 – RISC-V Taiwan Alliance
A Look Back At 2020: Another Strong Year Of Growth For Andes Despite The Pandemic | Andes Technology
HANDS-ON: THE RISC-V ESP32-C3 WILL BE YOUR NEW ESP8266 | Elliot Williams, Hackaday
RISC-V: Q&A with SiFive head of global communications James Prior | Judy Lin, DIGITIMES
Luke Hakes, Octopus Ventures: The end of our 10 year journeyChris Wade maps out UltraSoC’s developmentA parting view from the Chair: Alberto Sangiovanni-Vincentelli
Developing Diosix: An open-source RISC-V bare-metal hypervisor from scratch in Rust | British Computer Society Open Source SpecialistsDiosix bridges two interesting and emerging worlds of technology: Rust and RISC-V. As a bare-metal, type-1 hypervisor, Diosix strives to bring the security, reliability, and…
Expanding a RISC-V Processor with Vector Instructions for Accelerating Machine Learning | British Computer Society Open Source SpecialistsPresented by Pete Alexander, John Holden, Harry Cooper, Byron Theobald, Aaryaman Bhattacharya, Matthew Johns, University of Southampton The open-source RISC-V instruction set architecture is gaining…
Micro Magic, Inc. Delivers Ultra Low Power 64-Bit RISC-v Core | Cision PR NewswireSUNNYVALE, Calif., Feb. 12, 2021 /PRNewswire/ -- Today, Micro Magic, Inc. announced its Ultra Low power 64-bit RISC-V core consuming only 10mW at 1Ghz. Micro Magic's design techniques allow…
RISC-V Awareness Webinar From Dr. Ali Ahmed and Zeeshan Rafique from UIT | Micro Electronics Research Lab -UITThis webinar was arranged to bring awareness and to tell the importance of RISC-V to Pakistani students. This presentation includes: RISC-V introduction RISC-V achievements globally…
High-throughput open source PCIe on Xilinx VU19P-based ASIC prototyping platformOriginally published by Antmicro In the daily work at Antmicro, they use FPGAs primarily for their flexibility and parallel data processing capabilities that make…
CUSTOMIZING AN EXISTING RISC-V PROCESSOR | CodasipIn the previous post, we considered how you could create an optimized ISA for a domain-specific processor core by profiling software and experimenting with adding/removing instructions.…
Shakti Open Source Processor Development EcosystemIndia's First Indigenous Microprocessor! The SHAKTI Processor Program, was started as an academic initiative back in 2014 by the Reconfigurable Intelligent Systems Engineering (RISE) group…
RISC-V台湾联盟 – RISC-V Taiwan Alliance為協助台灣產業邁入AIoT(人工智慧+物聯網)時代，並從嵌入式CPU開放架構切入商用市場，由「台灣物聯網產業技術協會」黃崇仁理事長倡議，與力晶、智成、神盾、晶心、聯發科、瑞相、力積電、力旺、嵌譯等發起企業協助下，「台灣RISC-V聯盟」於108年3月7日舉辦啟動儀式，並邀請經濟部、科技部與台、清、交大多位教授到場見證。 「台灣RISC-V聯盟」成立主要目的，是希望透過產、學、研三方合作方式，共同協助將RISC-V開放架構導入台灣，並串聯海內外RISC-V生態系資源，讓台灣產業從研發、設計到應用，都能具備AIoT整合能力，並搭上5G通訊趨勢與商機，進而提升台灣產業競爭力。 RISC-V開放架構可以讓廠商快速開發新應用，尤其對於新創業者來說，不僅能在開發階段省下授權費用，也能依照自己需求增加專屬指令集，而不受限制原始授權限制，所以這是台灣科技產業的新機會，敬邀大家一同參與加入「台灣RISC-V聯盟」。 In order to help Taiwan’s industry enter the AIoT (artificial intelligence + Internet of Things) era, and cut into the commercial market…
A Look Back At 2020: Another Strong Year Of Growth For Andes Despite The Pandemic | Andes TechnologyIn 2020, although the COVID-19 pandemic had a severe impact on the global economy, Andes Technology still made significant advances and achievements in the development…
HANDS-ON: THE RISC-V ESP32-C3 WILL BE YOUR NEW ESP8266 | Elliot Williams, HackadayWe just got our hands on some engineering pre-samples of the ESP32-C3 chip and modules, and there’s a lot to like about this chip. The question…
RISC-V: Q&A with SiFive head of global communications James Prior | Judy Lin, DIGITIMESRISC-V has grabbed headlines recently as the open-source technology is now viewed as a hotbed for innovation. It is also a source of intellectual properties…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
Luke Hakes, Octopus Ventures: The end of our 10 year journeyThe post Luke Hakes, Octopus Ventures: The end of our 10 year journey appeared first on UltraSoC.]]>
Chris Wade maps out UltraSoC’s developmentThe post Chris Wade maps out UltraSoC’s development appeared first on UltraSoC.]]>
A parting view from the Chair: Alberto Sangiovanni-VincentelliThe post A parting view from the Chair: Alberto Sangiovanni-Vincentelli appeared first on UltraSoC.]]>