RISC-V Xmas gifts: SiFive emits vector-enabled cores, Western Digital teases new SweRVs, VxWorks hugs ISA, Samsung rolls it into 5G…
Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.
RISC-V Xmas gifts: SiFive emits vector-enabled cores, Western Digital teases new SweRVs, VxWorks hugs ISA, Samsung rolls it into 5G…
In the Media
EDN: RISC-V Summit spurs new round of automotive support
In the Media
WebProNews: RISC-V’s ISO Milestone: Open ISA Poised for Global Dominance
In the Media
EEWorldOnline: MIPS releases multithreaded processor for edge computing
Copyright © RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International.
For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy. Code of Conduct Policy. Antitrust Policy.