Skip to main content

Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

SEGGER and Codasip Announce Cooperation on RISC-V

By June 21, 2021No Comments1 min read

SEGGER and Codasip announce that SEGGER’s J-Link debug probes and its Embedded Studio IDE fully support Codasip’s RISC-V processors, right out-of-the-box.

SEGGER’s J-Link debug probe supports RISC-V debug on Codasip’s processor cores. Furthermore, J-Link, using the Open Flashloader concept, allows programming of flash memories connected to devices using Codasip RISC-V cores, while Embedded Studio’s Linker and Runtime Libraries are perfect for minimizing code size.

Read the full article.

Related Posts

In the Media EDN: The next RISC-V processor frontier: AI

EDN: The next RISC-V processor frontier: AI

RISC-V International Staff
RISC-V International StaffNovember 6, 2025
Upbeat Technology In the Media All About Circuits: Upbeat Technology’s RISC-V MCU Takes Flight With Near-Threshold Computing

All About Circuits: Upbeat Technology’s RISC-V MCU Takes Flight With Near-Threshold Computing

RISC-V International Staff
RISC-V International StaffOctober 29, 2025
EETimes In the Media EETimes: Google Open-Sources NPU IP, Synaptics Implements It

EETimes: Google Open-Sources NPU IP, Synaptics Implements It

RISC-V International Staff
RISC-V International StaffOctober 29, 2025