Skip to main content

Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

Segger and Codasip Announce Cooperation on RISC-V

By June 22, 2021No Comments1 min read

Monheim am Rhein & Munich, Germany – June 22nd, 2021 – SEGGER and Codasip announce that SEGGER’s J-Link debug probes and its Embedded Studio IDE fully support Codasip’s RISC-V processors, right out-of-the-box.

Read the full article.

Related Posts

In the Media EDN: RISC-V Summit spurs new round of automotive support

EDN: RISC-V Summit spurs new round of automotive support

RISC-V International Staff
RISC-V International StaffNovember 13, 2025
In the Media WebProNews: RISC-V’s ISO Milestone: Open ISA Poised for Global Dominance

WebProNews: RISC-V’s ISO Milestone: Open ISA Poised for Global Dominance

RISC-V International Staff
RISC-V International StaffNovember 13, 2025
In the Media EEWorldOnline: MIPS releases multithreaded processor for edge computing

EEWorldOnline: MIPS releases multithreaded processor for edge computing

RISC-V International Staff
RISC-V International StaffNovember 7, 2025