Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

[VIDEO] HAPS high-performance RISC-V prototyping with asynchronous clocks | Synopsys

By March 5, 2024No Comments1 min read
  • Anisha Sharma

    Marketing Specialist, RISC-V International

    Anisha is part of the RISC-V International marketing team, responsible for managing social media and tracking the latest updates from our members. She brings more than seven years of experience in digital marketing and communications strategy to the team.

This video demonstrates high performance and asynchronous clocking using HAPS®-100 and HAPS ProtoCompiler software. The design uses a RISC-V Rocket System integrated highspeed DDR 4, and Synopsys DW PCIE Gen EP and RC, as well as other peripherals.

Watch the full video.

Related Posts

In the Media ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Electronic Design: Checking Out the RISC-V Summit North America 2025

Electronic Design: Checking Out the RISC-V Summit North America 2025

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Semiconductor Engineering: Why Openness Matters For AI At The Edge

Semiconductor Engineering: Why Openness Matters For AI At The Edge

RISC-V International Staff
RISC-V International StaffNovember 26, 2025