RISC-V is a new Instruction Set Architecture developed in the open and available for use without paying a license fee. Being an open ISA means there are no barriers to achieving open hardware implementations – which opens the door to performant (mostly) open hardware processors! Article: https://www.codethink.co.uk/articles/2020/improving-risc-v-linux-support-in-rust/]]>