Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

Blog

The latest from RISC-V International and community members.

SUBMIT BLOG POST
Co-developing Machine Learning with a RISC-V vector core using Renode for Google Research | Antmicro

The landscape of Machine Learning software libraries and models is evolving rapidly, and to satisfy the ever-increasing demand for memory and compute while managing latency,…

Accelerating ML Recommendation With Over 1,000 RISC-V/Tensor Processors on Esperanto’s ET-SoC-1 Chip | David R. Ditzel, Esperanto Technologies Inc

Machine learning (ML) recommendation workloads have demanding performance and memory requirements and, to date, have largely been run on servers with x86 processors. To accelerate…

RISC-V Compressed Instructions for SERV | Abdul Wadood, LFX Mentorship at RISC-V International

In Spring 2022, various mentorship projects were offered by RISC-V International on the LFX platform of the Linux Foundation. I got selected for one of…

Everything RISC-V at the Design Automation Conference! | RISC-V International

The Design Automation Conference is here and we're thrilled to share look at all the RISC-V happenings during the show. If you are interested in…

Progress in Porting Android onto RISC-V: Android 12 upgrade, vendor modules and TensorFlow Lite | Mao Han, Alibaba Cloud

Last year Alibaba T-Head reported that the basic features of Android had been ported onto RISC-V-based Xuantie cores. Since then more effort has been spent…

PolarFire® SoC FPGA in Conclusive RCHD-PF System Module | Microchip

Operational Technology (OT) and Transportation and Industrial Control Systems (ICS) are often forced to make concessions regarding security and updates to deliver critical functionality without…

DeepComputing and Xcalibyte Open Pre-Orders for First Native RISC-V Development Laptop; Quantities Limited | Xcalibyte and Deep Computing

ROMA development platform features forthcoming quad-core RISC-V processor for fastest, seamless RISC-V software development experience. DeepComputing and Xcalibyte today opened pre-orders for the industry’s first…

SoC Design Challenge: the first engineering hackathon for students in Russia | Nickolay Ternovoy, Syntacore

YADRO and Syntacore hosted the first ever engineering hackathon for students in Russia. The event was organized in association with National Research University of Electronic…

Democratizing Chiplet-Based Processor Design | Ventana Micro Systems

By Bob Wheeler, Principal Analyst, The Linley Group Chiplet-based designs promise reduced development costs and faster time to market, but they’ve  been exclusive to large…

RISC-V Vector Processing is Taking Off | SiFive

The RISC-V Vector Extension (RVV) Version 1.0 was ratified by RISC-V International in 2021. Since this public debut, there has been growing excitement about vector…

GreenWaves will Demonstrate Live the Ground-breaking AI and DSP Demos on its Ultra Low Power Chip at Embedded World 2022 | GreenWaves Technologies

Located in the micro-and nano-electronics hotspot of Grenoble, GreenWaves is a fabless semiconductor startup that designs and brings to market advanced ultra-low-power AI and DSP…

Overtake the Competition in Automotive Design with RISC-V Innovations | Codasip

In conversation with Jamie Broome, Codasip VP of Automotive   Jamie Broome recently joined Codasip as VP Automotive with more than 20 years of semiconductor…

Co-developing Machine Learning with a RISC-V vector core using Renode for Google Research | Antmicro

The landscape of Machine Learning software libraries and models is evolving rapidly, and to satisfy the ever-increasing demand for memory and compute while managing latency,…

Accelerating ML Recommendation With Over 1,000 RISC-V/Tensor Processors on Esperanto’s ET-SoC-1 Chip | David R. Ditzel, Esperanto Technologies Inc

Machine learning (ML) recommendation workloads have demanding performance and memory requirements and, to date, have largely been run on servers with x86 processors. To accelerate…

RISC-V Compressed Instructions for SERV | Abdul Wadood, LFX Mentorship at RISC-V International

In Spring 2022, various mentorship projects were offered by RISC-V International on the LFX platform of the Linux Foundation. I got selected for one of…

Everything RISC-V at the Design Automation Conference! | RISC-V International

The Design Automation Conference is here and we're thrilled to share look at all the RISC-V happenings during the show. If you are interested in…

Progress in Porting Android onto RISC-V: Android 12 upgrade, vendor modules and TensorFlow Lite | Mao Han, Alibaba Cloud

Last year Alibaba T-Head reported that the basic features of Android had been ported onto RISC-V-based Xuantie cores. Since then more effort has been spent…

PolarFire® SoC FPGA in Conclusive RCHD-PF System Module | Microchip

Operational Technology (OT) and Transportation and Industrial Control Systems (ICS) are often forced to make concessions regarding security and updates to deliver critical functionality without…

DeepComputing and Xcalibyte Open Pre-Orders for First Native RISC-V Development Laptop; Quantities Limited | Xcalibyte and Deep Computing

ROMA development platform features forthcoming quad-core RISC-V processor for fastest, seamless RISC-V software development experience. DeepComputing and Xcalibyte today opened pre-orders for the industry’s first…

SoC Design Challenge: the first engineering hackathon for students in Russia | Nickolay Ternovoy, Syntacore

YADRO and Syntacore hosted the first ever engineering hackathon for students in Russia. The event was organized in association with National Research University of Electronic…

Democratizing Chiplet-Based Processor Design | Ventana Micro Systems

By Bob Wheeler, Principal Analyst, The Linley Group Chiplet-based designs promise reduced development costs and faster time to market, but they’ve  been exclusive to large…

RISC-V Vector Processing is Taking Off | SiFive

The RISC-V Vector Extension (RVV) Version 1.0 was ratified by RISC-V International in 2021. Since this public debut, there has been growing excitement about vector…

GreenWaves will Demonstrate Live the Ground-breaking AI and DSP Demos on its Ultra Low Power Chip at Embedded World 2022 | GreenWaves Technologies

Located in the micro-and nano-electronics hotspot of Grenoble, GreenWaves is a fabless semiconductor startup that designs and brings to market advanced ultra-low-power AI and DSP…

Overtake the Competition in Automotive Design with RISC-V Innovations | Codasip

In conversation with Jamie Broome, Codasip VP of Automotive   Jamie Broome recently joined Codasip as VP Automotive with more than 20 years of semiconductor…