- This event has passed.
Maximize RISC-V Performance with Custom Design
October 7 @ 10:00 am - 2:00 pm
Free
Join Andes Technology on October 7 for an in-person technical workshop at SEMI Headquarters in Milpitas, CA. Explore practical ways to improve RISC-V processor performance through custom instructions, strategies for addressing the memory wall, and DGEMM optimization with RISC-V Vector processing. Connect with the Andes team and fellow engineers over lunch.
October 7, 2026 | 10:00 AM–2:00 PM | SEMI Headquarters, Milpitas, CA
