Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

TU Dresden: Tile-based Multi-Core Architecture for Heterogeneous RISC-V Processors Suitable for FPGA Platforms | Semiconductor Engineering

By July 4, 2022No Comments1 min read

New technical paper titled “AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors” from researchers at Technische Universitaet Dresden (TU Dresden).

Read the full article. 

Related Posts

In the Media newelectronics: Quintauris and Vector to integrate MICROSAR Classic on automotive RISC-V platform

newelectronics: Quintauris and Vector to integrate MICROSAR Classic on automotive RISC-V platform

RISC-V International Staff
RISC-V International StaffDecember 11, 2025
In the Media ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Electronic Design: Checking Out the RISC-V Summit North America 2025

Electronic Design: Checking Out the RISC-V Summit North America 2025

RISC-V International Staff
RISC-V International StaffNovember 26, 2025