Skip to main content

Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

TU Dresden: Tile-based Multi-Core Architecture for Heterogeneous RISC-V Processors Suitable for FPGA Platforms | Semiconductor Engineering

By July 4, 2022No Comments1 min read

New technical paper titled “AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors” from researchers at Technische Universitaet Dresden (TU Dresden).

Read the full article. 

Related Posts

In the Media EDN: RISC-V Summit spurs new round of automotive support

EDN: RISC-V Summit spurs new round of automotive support

RISC-V International Staff
RISC-V International StaffNovember 13, 2025
In the Media WebProNews: RISC-V’s ISO Milestone: Open ISA Poised for Global Dominance

WebProNews: RISC-V’s ISO Milestone: Open ISA Poised for Global Dominance

RISC-V International Staff
RISC-V International StaffNovember 13, 2025
In the Media EEWorldOnline: MIPS releases multithreaded processor for edge computing

EEWorldOnline: MIPS releases multithreaded processor for edge computing

RISC-V International Staff
RISC-V International StaffNovember 7, 2025