RISC-V is a new instruction set architecture (ISA) that has emerged in recent years. Compared with previous computer instruction architectures, RISC-V has outstanding features such as simple instructions, modular instruction…
Read More
Progress comes quickly in the microprocessor business, but even so, it’s rare to see a company upgrade its flagship’s performance by 50% in just six months. RISC-V vendor SiFive wants…
Read More
India's First Indigenous Microprocessor! The SHAKTI Processor Program, was started as an academic initiative back in 2014 by the Reconfigurable Intelligent Systems Engineering (RISE) group at IIT-Madras. It is completely…
Read More
為協助台灣產業邁入AIoT(人工智慧+物聯網)時代，並從嵌入式CPU開放架構切入商用市場，由「台灣物聯網產業技術協會」黃崇仁理事長倡議，與力晶、智成、神盾、晶心、聯發科、瑞相、力積電、力旺、嵌譯等發起企業協助下，「台灣RISC-V聯盟」於108年3月7日舉辦啟動儀式，並邀請經濟部、科技部與台、清、交大多位教授到場見證。 「台灣RISC-V聯盟」成立主要目的，是希望透過產、學、研三方合作方式，共同協助將RISC-V開放架構導入台灣，並串聯海內外RISC-V生態系資源，讓台灣產業從研發、設計到應用，都能具備AIoT整合能力，並搭上5G通訊趨勢與商機，進而提升台灣產業競爭力。 RISC-V開放架構可以讓廠商快速開發新應用，尤其對於新創業者來說，不僅能在開發階段省下授權費用，也能依照自己需求增加專屬指令集，而不受限制原始授權限制，所以這是台灣科技產業的新機會，敬邀大家一同參與加入「台灣RISC-V聯盟」。 In order to help Taiwan’s industry enter the AIoT (artificial intelligence + Internet of Things) era, and cut into the commercial market from the open architecture of…
Read More
Organization: SiFiveDate Added:RISC-V Compatible: With the rapid increase in Internet of Things (IoT) devices and smart consumer products, opportunities for bright young minds with coding skills are being created every day.…
Read More
BeagleBoard.org BeagleV BeagleV™ will be available for early access in March with volume availability in September. The early access version encompasses cutting-edge technology, including powerful AI performance (3.5T NVDLA, 1T…
Read More
SiFive HiFive Unmatched At the heart of the SiFive HiFive Unmatched board is the new SiFive FU740 SoC, a five-core heterogeneous, coherent processor with four SiFive U74 cores, and one…
Read More
RISC-V Innovation Founders Awards In recognition of the industry impact initiated by the technical leadership and generous contribution of the founding inventors and innovators of the RISC-V ISA. 2020 RISC-V…
Read More
Open Source Summit connects the open source ecosystem under one roof. It’s a unique environment for cross-collaboration between developers, sysadmins, devops, architects and others who are driving technology forward.]]>
Read More
RISC-V Global Forum was held as a virtual event on September 3, 2020. The event spanned 18 hours and included keynotes and presentations from around the world. It was attended…
Read More