What you’ll learn:
- How formal verification is able to find bugs before signoff.
- Formal verification’s ability to mathematically prove exhaustively that a chip design meets a set of assertions.
- Formal techniques are central to the successful design, verification, and implementation of today’s chips.
