SiFive and OpenFive hit 5nm milestone. SiFive on Tuesday said that that its OpenFive division has successfully taped out the company's first system-on-chip (SoC) on TSMC's N5 process technology. The SoC can…
PQShield announces appointment of Ben Marshall, editor and main author of the RISC-V “K’ Cryptography Extension, to bolster its hardware division PQShield, the cybersecurity company specialising in post-quantum cryptography, today…
With the rapid deployment of artificial intelligence (AI), the focus of AI system on chip (SoC) design has been on building smarter, faster and cheaper devices rather than safer, trusted,…
Espressif Systems introduced their first RISC-V wireless SoC last year with ESP32-C3 single-core 32-bit RISC-V SoC offering both 2.4GHz WiFi 4 and Bluetooth 5.0 LE connectivity, and while the company…
If you’re a reader of Hackaday, then you’ve almost certainly encountered an Espressif part. The twin microcontroller families ESP8266 and ESP32 burst onto the scene and immediately became the budget-friendly…
This is a short discussion of the concept of "pipelining" of RISC-V processor. It was created to supplement the lectures of a course focused on computer hardware. The textbook used…
This is a short discussion of the concept of "pipelining" of RISC-V processor. It was created to supplement the lectures of a course focused on computer hardware. The textbook used…
The Xen project has released another upgrade to its open source hypervisor. Development of this new cut – version 4.15 – proved a little trickier than expected, with initial plans…
RISC-V International's Director of Visibility & Community Engagement, Kim McMahon, joins Coruzant Technologies for the Digital Executive podcast. She shares that you have to really know and embrace your strengths…
The upstart RISC-V chip architecture has found international traction with its customizable open-source design and lack of licensing fees Read the full article.