CORE-V-VERIF is an open-source project supported by the OpenHW Group. Its goal is to provide an open-source environment and work-flow that can be deployed onto any RISC-V processor core. Since…
Read More
By Wenbo Yin, Vice President of IC Design, TetraMem Inc. Introduction The rapid proliferation of artificial intelligence (AI) across a growing number of hardware applications has driven an unprecedented demand…
Read More
NX45 Becomes the Only RISC-V Core to Pass Rivos’ Rigorous Verification Process After Extensive Evaluation of Leading RISC-V Cores San Jose, CA – Sep. 11, 2024 — Rivos Inc., a RISC-V Premier…
Read More
By: Dr. Charlie Su, President and CTO, Andes Technology Corp. At Andes Technology, we are excited to share some of our latest advancements and insights into the growing role of RISC-V…
Read More
Today’s shorter product time to market makes silicon verification runway shorter. Tenstorrent is working on CPUs based on RISC-V architecture for many AI applications. Since this is an emerging processor…
Read More
Processors using the open standard RISC-V instruction set architecture (ISA) are becoming more and more common, with an estimated 30% of SoCs designed in 2023 containing at least one RISC-V…
Read More
Patrick Little, SiFive Chairman, President and CEO talks about how RISC-V is shaping the future of compute, how SiFive is gaining momentum from applications from embedded to the datacenter and…
Read More
RISC-V is the fast growing, open standard instruction set architecture (ISA) for processors of all types including CPUs and accelerators. These processors can be utilized for a wide variety of…
Read More
RISC-V inventor and SiFive Founder Krste Asanovic discusses why RISC-V is "built for" AI applications and how SiFive is working from the edge to the datacenter to bring AI solutions…
Read More
SiFive, a designer of chips based on the RISC-V computing platform, announced a series of new AI chips for high-performance AI workloads. The SiFive Intelligence XM Series is designed for…
Read More