Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

In the Media

EEWorldOnline: MIPS releases multithreaded processor for edge computing

By November 7, 2025November 12th, 2025No Comments1 min read
  • RISC-V International’s staff bring together expertise from multiple disciplines to advance our mission of promoting the RISC-V instruction set architecture (ISA). On the RISC-V blog, we highlight stories from and about our members that showcase collaboration, innovation, and growth across the RISC-V ecosystem.


EEWorldOnline: MIPS has begun sampling its new I8500 processor, a scalable, multithreaded data movement processor IP designed for real-time, event-driven computing across hyperscale, automotive, industrial, and communications markets. Optimized for edge AI and 5G/6G environments, the I8500 delivers deterministic, low-latency performance with integrated security and showcased at the RISC-V Summit North America on October 22–23.