Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

In the Media

Microchip’s PolarFire® SoC FPGA Meets Beagle Board: High-Performance SoC with BeagleV®-Fire

By September 3, 2025November 19th, 2025No Comments2 min read
  • RISC-V International’s staff bring together expertise from multiple disciplines to advance our mission of promoting the RISC-V instruction set architecture (ISA). On the RISC-V blog, we highlight stories from and about our members that showcase collaboration, innovation, and growth across the RISC-V ecosystem.


The BeagleV®-Fire board from BeagleBoard.org features Microchip’s PolarFire® SoCs, harnessing its RISC-V and FPGA technology, creating a powerful platform for innovation. As part of Microchip’s Mi-V ecosystem, it benefits from a rich set of tools and resources that accelerate development. With robust support for Linux and Zephyr, the BeagleV-Fire is perfect for embedded development, AI and IoT solutions.

Introduction

The BeagleV-Fire is a powerful and affordable development board featuring the Microchip PolarFire MPFS025T SoC, designed to bring high-performance computing and FPGA capabilities together in a single platform. This SoC integrates a RISC-V-based Microprocessor Subsystem (MSS) with Quad-application cores and monitor core, capable of running Linux alongside the PolarFire FPGA fabric. This allows developers to efficiently partition their designs between software and hardware acceleration.

With the BeagleV-Fire, users can leverage our Libero® SoC Design Suite for rapid RTL-based FPGA design, supporting a wide range of applications such as video processing, signal processing, networking and communications. Additionally, our SoftConsole IDE provides a streamlined environment for C/C++ application development, making it easier to target both FPGA and SoC-based projects.

This open-source development board is ideal for embedded Linux engineers, FPGA developers and hardware enthusiasts looking to explore the possibilities of RISC-V architecture combined with FPGA acceleration.

Read More.