No recent posts listed
RISC-V International at Embedded World, 11-13th March, Nuremberg Germany
Andes Technology Demo of Its RISC-V IP in a Spherical Image Processor and Meta’s AI Accelerator
Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
Simplifying Sail Simulations and Architectural Compatibility Testing
Security digital twin for RISC-V space chip
Embracing Multicore and RISC-V Architectures in SoC Design
Embedded World, Nuremberg: Tasking Strengthens its Ecosystem with LDRA Acquisition and RISC-V Support
To boldly big-endian where no one has big-endianded before
Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family
LDRA Joins Microchip’s Mi-V Ecosystem, Expanding Functional Safety and Security Support for the RISC-V® Architecture
Infineon, Synopsys to show virtual prototype of first automotive RISC-V microcontroller
Outlook 2025: The Role of RISC-V in Shaping the Future
XuanTie RISC-V Contest on Innovation of Applications
Why Innovation in Analog IP is so Important for the RISC-V Ecosystem
RISC-V Summit China 2023 | August 23-25
Witnessing the Power of RISC-V at My First DAC
The release of the first two mass-produced development boards – AOSP powered by TH1520 SoC
Why Maven Silicon for Upskilling Your Chip Design Workforce?
Ashling RiscFree™ C/C++ SDK support for the Zephyr Real-Time Operating System (RTOS)The Power of RISC-V: DAC Panel with Intel, Imperas, Meta, OpenHW Group & VentanaThe Growing Momentum of RISC-V in EuropeYOLOX for Object Detection
SiFive’s WorldGuard Security Platform Now Available to the Entire RISC-V Ecosystem
Ashling announces RiscFree™ C/C++ SDK support for Lattice RISC-V MCU CPU Soft IP Cores
XuanTie RISC-V Contest on Innovation of ApplicationsWhy Innovation in Analog IP is so Important for the RISC-V EcosystemRISC-V Summit China 2023 | August 23-25Witnessing the Power of RISC-V at My First DACThe release of the first two mass-produced development boards – AOSP powered by TH1520 SoCWhy Maven Silicon for Upskilling Your Chip Design Workforce?Ashling RiscFree™ C/C++ SDK support for the Zephyr Real-Time Operating System (RTOS)The Power of RISC-V: DAC Panel with Intel, Imperas, Meta, OpenHW Group & VentanaThe Growing Momentum of RISC-V in EuropeYOLOX for Object DetectionSiFive’s WorldGuard Security Platform Now Available to the Entire RISC-V EcosystemAshling announces RiscFree™ C/C++ SDK support for Lattice RISC-V MCU CPU Soft IP Cores
This Year, RISC-V Laptops Really Arrive
Best of 2024: What is RISC-V and Why Has it Become Important for Java?Exploring the Power of RISC-V Processors!
Inspire Semi goes private to boost RISC-V AI chip fundingThis universal processor combines CPU, GPU, DSP and FPGA in one chip
[VIDEO] HiFive Premier P550: Powerful SiFive RISC-V Development BoardTop ten articles on eeNews Europe in 2024
[VIDEO] A RISC-V vector CPU for High-Performance ComputingReviving old tech with new tech: A $0.03 RISC-V microcontroller brings an Acer N30 PDA back to life
America’s Next Chapter
[VIDEO] MIPS P8700 RISC-V Cores Target Automotive Applications
RISC-V International at Embedded World, 11-13th March, Nuremberg Germanyembedded world, the leading trade show covering hardware, software, tools, and related services for the embedded systems market, took place in Nuremberg, Germany between 11-13…
Andes Technology Demo of Its RISC-V IP in a Spherical Image Processor and Meta’s AI AcceleratorMarc Evans, Director of Business Development and Marketing at Andes Technology, demonstrates the company’s latest edge AI and vision technologies and products at the March…
Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit coreCryptography is a way of encoding and decoding information to guarantee its confidentiality and protection from unauthorised individuals. Within the realm of digital security and…
Simplifying Sail Simulations and Architectural Compatibility TestingGreg Sterling from RISC-V International has worked with Carl Perry to create a RISC-V development container to help streamline the process of working with RISC-V…
Security digital twin for RISC-V space chipUK defence contractor BAE Systems is using a security digital twin of a RISC-V processor from SiFive for a radiation hardened chip for space applications.…
Embracing Multicore and RISC-V Architectures in SoC DesignWhat you’ll learn: Discover the advantages of the open-source RISC-V architecture in promoting efficiency and innovation in semiconductor design. Learn how RISC-V facilitates the development…
Embedded World, Nuremberg: Tasking Strengthens its Ecosystem with LDRA Acquisition and RISC-V SupportAt Embedded World in Nuremberg, Germany, Maurizio Di Paolo Emilio, Editor-in-Chief of Embedded.com, interviewed Gregor Zink, CEO, and Christoph Herzog, CTO of Tasking. The discussion…
To boldly big-endian where no one has big-endianded beforeThe RISC-V Privileged ISA specification, allows for controlling the core data endian (the order in which the data is stored in memory) at runtime, using bits in…
Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller familyMunich, Germany – 6 March 2025 – Infineon Technologies AG (FSE: IFX / OTCQX: IFNNY) leads the way for the adoption of RISC-V in the…
LDRA Joins Microchip’s Mi-V Ecosystem, Expanding Functional Safety and Security Support for the RISC-V® ArchitectureWIRRAL, England--(BUSINESS WIRE)--LDRA, a leader in automated software verification, traceability and standards compliance for 50 years, today announced it has joined Microchip’s Mi-V ecosystem by adding support…
Infineon, Synopsys to show virtual prototype of first automotive RISC-V microcontrollerInfineon Technologies is to show a virtual prototype of a microcontroller based on the RISC-V open instruction set architecture for automotive applications next week. This…
Outlook 2025: The Role of RISC-V in Shaping the FutureAs the global economy edges towards recovery in 2025, key industries and groundbreaking technologies are anticipated to drive the resurgence. Among these, artificial intelligence (AI),…
No recent posts listed
XuanTie RISC-V Contest on Innovation of ApplicationsXuanTie RISC-V Contest on Innovation of Applications, organized by the T-Head Open Chip Community, has been held for the third time in a row. Over…
Why Innovation in Analog IP is so Important for the RISC-V EcosystemQ&A with Chris Morrison, Director of Product Marketing at Agile Analog Tell us about Agile Analog. At Agile Analog we are reinventing analog IP. We…
RISC-V Summit China 2023 | August 23-25RISC-V Summit China 2023 August 23-25, 2023 Shangri-La Hotel, Beijing RISC-V Summit China 2023 will be held in Beijing from August 23-25. This summit adopts…
Witnessing the Power of RISC-V at My First DACBy: Sasha Ryu This July, thousands of designers, researchers, tool developers, and vendors traveled to San Francisco to celebrate the 60-year anniversary of the Design…
The release of the first two mass-produced development boards – AOSP powered by TH1520 SoCBy: Han Mao Last year at the RISC-V Summit, China, T-Head introduced the high-performance SoC prototype TH1520 based on the C910 processor. This prototype has…
Why Maven Silicon for Upskilling Your Chip Design Workforce?By: Sivakumar PR My recent article, ‘Chip War without Soldiers’ explained the importance of upskilling and preparing the chip design workforce in this current scenario,…
Ashling RiscFree™ C/C++ SDK support for the Zephyr Real-Time Operating System (RTOS)By Hugh O’Keeffe, Ashling Ashling’s RiscFree SDK provides full support for the Zephyr RTOS running on RISC-V based IP cores and devices including debug support…
The Power of RISC-V: DAC Panel with Intel, Imperas, Meta, OpenHW Group & VentanaRISC-V was one of the key themes at DAC 2023. We had a RISC-V Zone where six members discussed their latest RISC-V activities, and there…
The Growing Momentum of RISC-V in EuropeBy: Kezia Leung The RISC-V Summit Europe brought together members of the RISC-V community from industry, government, research, and academia to explore how RISC-V is…
YOLOX for Object DetectionAuthor: Meng Chang This topic presents an example about how to deploy a YOLOX model on a RISC-V development board for object detection. The content…
SiFive’s WorldGuard Security Platform Now Available to the Entire RISC-V EcosystemData and codes are only as powerful as the security platform that protects them. Without a robust security model for isolated code execution and data…
Ashling announces RiscFree™ C/C++ SDK support for Lattice RISC-V MCU CPU Soft IP CoresLimerick, Ireland – July 14, 2023 – Ashling today announced its RiscFree SDK has been added to the Lattice Semiconductor RISC-V ® MC CPU soft…
No recent posts listed
XuanTie RISC-V Contest on Innovation of ApplicationsXuanTie RISC-V Contest on Innovation of Applications, organized by the T-Head Open Chip Community, has been held for the third time in a row. Over…
Why Innovation in Analog IP is so Important for the RISC-V EcosystemQ&A with Chris Morrison, Director of Product Marketing at Agile Analog Tell us about Agile Analog. At Agile Analog we are reinventing analog IP. We…
RISC-V Summit China 2023 | August 23-25RISC-V Summit China 2023 August 23-25, 2023 Shangri-La Hotel, Beijing RISC-V Summit China 2023 will be held in Beijing from August 23-25. This summit adopts…
Witnessing the Power of RISC-V at My First DACBy: Sasha Ryu This July, thousands of designers, researchers, tool developers, and vendors traveled to San Francisco to celebrate the 60-year anniversary of the Design…
The release of the first two mass-produced development boards – AOSP powered by TH1520 SoCBy: Han Mao Last year at the RISC-V Summit, China, T-Head introduced the high-performance SoC prototype TH1520 based on the C910 processor. This prototype has…
Why Maven Silicon for Upskilling Your Chip Design Workforce?By: Sivakumar PR My recent article, ‘Chip War without Soldiers’ explained the importance of upskilling and preparing the chip design workforce in this current scenario,…
Ashling RiscFree™ C/C++ SDK support for the Zephyr Real-Time Operating System (RTOS)By Hugh O’Keeffe, Ashling Ashling’s RiscFree SDK provides full support for the Zephyr RTOS running on RISC-V based IP cores and devices including debug support…
The Power of RISC-V: DAC Panel with Intel, Imperas, Meta, OpenHW Group & VentanaRISC-V was one of the key themes at DAC 2023. We had a RISC-V Zone where six members discussed their latest RISC-V activities, and there…
The Growing Momentum of RISC-V in EuropeBy: Kezia Leung The RISC-V Summit Europe brought together members of the RISC-V community from industry, government, research, and academia to explore how RISC-V is…
YOLOX for Object DetectionAuthor: Meng Chang This topic presents an example about how to deploy a YOLOX model on a RISC-V development board for object detection. The content…
SiFive’s WorldGuard Security Platform Now Available to the Entire RISC-V EcosystemData and codes are only as powerful as the security platform that protects them. Without a robust security model for isolated code execution and data…
Ashling announces RiscFree™ C/C++ SDK support for Lattice RISC-V MCU CPU Soft IP CoresLimerick, Ireland – July 14, 2023 – Ashling today announced its RiscFree SDK has been added to the Lattice Semiconductor RISC-V ® MC CPU soft…
This Year, RISC-V Laptops Really Arriveuried in the inner workings of your laptop is a secret blueprint, dictating the set of instructions the computer can execute and serving as the interface…
Best of 2024: What is RISC-V and Why Has it Become Important for Java?RISC stands for reduced instruction set computer, and V points to its fifth release in 2015. RISC-V is the new processor architecture to watch out for.…
Exploring the Power of RISC-V Processors!Dive into the fascinating world of RISC-V processors as we explore their architecture, benefits, and revolutionary impact on computing! In this video, we break down…
Inspire Semi goes private to boost RISC-V AI chip fundingUS RISC-V AI chip designer Inspire Semiconductor Holdings is to de-list from the TSXV Venture Exchange in Toronto today, following a move to go private.…
This universal processor combines CPU, GPU, DSP and FPGA in one chipFor over 50 years, the semiconductor industry has relied on the Tomasulo algorithm, introduced by IBM in 1967, to build specialized CPUs, GPUs, and other chips tailored…
[VIDEO] HiFive Premier P550: Powerful SiFive RISC-V Development BoardSiFive HiFive Premier P550 RISC-V development board review and demos. You can learn more about the board on its web page here: https://www.sifive.com/boards/hifive-... Note that…
Top ten articles on eeNews Europe in 2024The march of the RISC-V architecture continued through 2024, with neuromorphic computing from Innatera in the Netherlands and a universal processor that combines the functions…
[VIDEO] A RISC-V vector CPU for High-Performance ComputingAbstract The European Processor Initiative (EPI) is a project dedicated to developing a general-purpose processor and an accelerator, alongside the necessary software layers for their…
Reviving old tech with new tech: A $0.03 RISC-V microcontroller brings an Acer N30 PDA back to lifeThe Acer N30 is a PDA released in 2004 that shipped with a 240 x 320 pixel resistive touchscreen display, a 266 MHz Samsung S3C2410 processor, and…
America’s Next Chapter"Life, liberty, and the pursuit of happiness" is more than a phrase but a promise that has shaped the American conscience through triumphs and trials…
[VIDEO] MIPS P8700 RISC-V Cores Target Automotive ApplicationsThe rise of RISC-V has been rapid but adoption within safety and security critical spaces requires implementations that can meet requirements like ISO 26262 and…