No recent posts listed
When You Come to a Fork in the Road, TAKE IT! | Jose Betancourt, SUSE
Video: Morpheus II – A RISC-V Security Extension for Protecting Vulnerable Software and Hardware | Todd Austin, HotChips 2021
Esperanto Launches AI Accelerator With Over 1000 RISC-V Cores | Karl Freund, Forbes
Accelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto’s ET-SoC-1 Chip | Esperanto
RISC-V Embraces AI and ML with a Dual-Core 64-bit Machine Vision/Hearing Development Board | Bill Giovino, Digi-Key ElectronicsVideo: RT Thread Board Quick Demo | Lance Harvie, RuntimeEsperanto Technologies Unveils Energy-Efficient RISC-V-Based Machine Learning Accelerator Chip At Hot Chips 33 Conference | Esperanto Technologies
Bluetrum’s AB32VG1 is Arduino Uno-like RISC-V Based Development Board | Open Cloudware
Thales, IIIT-Delhi Sign MoU On Open Source Hardware R&D | Editorial Team, Open Source for You
Zephyr FPGA controller | Antmicro
Picocom Accelerates 5G Communications SoC Development with Cadence Palladium Emulation | 01net, Business Wire
Google Summer of Code’21 at FOSSI Foundation: M-extension Support for SERV | Zeeshan Rafique, RISC-V Ambassador
WHAT IS CODAL? | Codasip
Using Renode for education, research and demonstration | Antmicro
RISC-V With Linux 5.12 Begins Mainlining SiFive’s FU740 Support, NUMA | phoronix, Michael Larabel
RISC-V International Announces Inception of Fast Track Architecture Extension Process | Embedded Computing Design, Perry Cohen
Wanxiang Blockchain Forms RISC-V International Blockchain SIG with Ecosystem Partners | DarkReading
Wanxiang Blockchain Forms RISC-V International Blockchain SIG with Ecosystem Partners | Wanxiang BlockchainImperas reunites with SystemVerilog Co-Founders at DVCon 2021 | Imperas
RISC-V: è la miglior risorsa per diventare indipendenti dalle CPU americane | RISC-V: is the best resource for becoming independent of American CPUs | tecnoandroid, Alexander Pope (Italian)The Single Greatest Opportunity For Open Source | Semiconductor Engineering, Brian Bailey
Customizing An Existing RISC-V Processor | Semiconductor Engineering, Roddy Urquhart
Startup Plots Base-Station-on-a-Chip That Combines 5G and AI | Electronic Design, James Morra
aitos.io builds important cornerstones by joining RISC-V International and forms new Blockchain SIG with ecosystem partners | aitos.io
When You Come to a Fork in the Road, TAKE IT! | Jose Betancourt, SUSEFor close to 30 years, SUSE has excelled at helping businesses choose an Open path. From the industry’s most adaptable Enterprise Linux to a leading…
Video: Morpheus II – A RISC-V Security Extension for Protecting Vulnerable Software and Hardware | Todd Austin, HotChips 2021Watch Todd Austin's full presentation from HotChips 2021.
Esperanto Launches AI Accelerator With Over 1000 RISC-V Cores | Karl Freund, ForbesEsperanto has announced more details at Hot Chips about its much-anticipated AI accelerator designed for power-efficient inference processing. Founded by Dave Ditzel, a co-inventor of…
Accelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto’s ET-SoC-1 Chip | EsperantoAccelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto’s ET-SoC-1 Chip See the full slide deck.
RISC-V Embraces AI and ML with a Dual-Core 64-bit Machine Vision/Hearing Development Board | Bill Giovino, Digi-Key ElectronicsRISC-V is the latest entry in a resurgence of innovation in 32-bit cores. But this time it’s a different engineering environment. Recent core innovations and…
Video: RT Thread Board Quick Demo | Lance Harvie, RuntimeWatch Lance Harvie's Unboxing Video as he gets his #Bluetrum RISC-V based, RT-Thread inside IoT Board and tests it right away. Watch the full video.
Esperanto Technologies Unveils Energy-Efficient RISC-V-Based Machine Learning Accelerator Chip At Hot Chips 33 Conference | Esperanto TechnologiesEsperanto’s Inference Accelerator Delivers Industry-Leading Performance per Watt for ML Recommendation Workloads Esperanto Technologies™, a developer of high-performance, energy-efficient machine learning (ML) inference accelerators based…
Bluetrum’s AB32VG1 is Arduino Uno-like RISC-V Based Development Board | Open CloudwareBluetrum, a company known for its high-performance Bluetooth speakers and headsets, had announced to work on open source and popular RISC-V core. So, this Chinese…
Thales, IIIT-Delhi Sign MoU On Open Source Hardware R&D | Editorial Team, Open Source for YouThales and IIIT-Delhi recently signed an agreement for collaborative research and development in the field of Open Hardware and other allied subjects. The collaboration will…
Zephyr FPGA controller | AntmicroThe Zephyr RTOS has seen tremendous growth recently, with almost 1000 contributors and hundreds of platforms supported. Its vendor-neutral, all-encompassing nature has let it spill…
Picocom Accelerates 5G Communications SoC Development with Cadence Palladium Emulation | 01net, Business WireCadence Design Systems, Inc. (Nasdaq: CDNS) today announced that Picocom has deployed the Cadence® Palladium® Enterprise Emulation Platform to accelerate the verification and pre-silicon software…
Google Summer of Code’21 at FOSSI Foundation: M-extension Support for SERV | Zeeshan Rafique, RISC-V AmbassadorThis project aims to design and integrate the integer “Multiplication and Division Unit (MDU)” with SERV core as a co-processor. The MDU will support all…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
WHAT IS CODAL? | CodasipCodAL, standing for Codasip Architectural Language, is central to developing a processor core using Codasip Studio. The language has a C-like syntax and it merges good practices…
Using Renode for education, research and demonstration | AntmicroThroughout Renode’s history, Antmicro's open source framework has been applied in a variety of use cases, some of them entirely expectable, given that the tool…
RISC-V With Linux 5.12 Begins Mainlining SiFive’s FU740 Support, NUMA | phoronix, Michael LarabelThe Linux 5.12 merge window is drawing to a close this weekend while being sent in this morning were the RISC-V updates that tend to excite the…
RISC-V International Announces Inception of Fast Track Architecture Extension Process | Embedded Computing Design, Perry CohenRISC-V International announced its Fast Track Architecture Extension Process (Fast Track) that streamlines the ratification of small architecture extensions. The organization said that ZiHintPause is…
Wanxiang Blockchain Forms RISC-V International Blockchain SIG with Ecosystem Partners | DarkReadingSHANGHAI, Feb. 26, 2021 /PRNewswire/ -- On Feb. 23, 2021 at MWC Shanghai, Wanxiang Blockchain and aitos.io announced they joined RISC-V International as strategic members and have formed RISC-V…
Wanxiang Blockchain Forms RISC-V International Blockchain SIG with Ecosystem Partners | Wanxiang BlockchainOn Feb. 23, 2021 at MWC Shanghai, Wanxiang Blockchain and aitos.io announced they joined RISC-V International as strategic members and have formed RISC-V International’s new…
Imperas reunites with SystemVerilog Co-Founders at DVCon 2021 | ImperasAs Imperas releases advanced SystemVerilog reference technology for RISC-V processor verification it brings together Peter Flake, Simon Davidmann, and Phil Moorby to discuss their involvement…
RISC-V: è la miglior risorsa per diventare indipendenti dalle CPU americane | RISC-V: is the best resource for becoming independent of American CPUs | tecnoandroid, Alexander Pope (Italian)L’architettura RISC-V aspira ad essere Linux hardware . E pian piano e grazie al supporto di una community di appassionati che ci lavora instancabilmente, e anche grazie al…
The Single Greatest Opportunity For Open Source | Semiconductor Engineering, Brian BaileyNext week, I will be moderating a panel at the virtual DVCon on the subject of open-source verification. I thought it would be good to advertise the…
Customizing An Existing RISC-V Processor | Semiconductor Engineering, Roddy UrquhartIn a previous post, we considered how you could create an optimized ISA for a domain-specific processor core by profiling software and experimenting with adding/removing instructions.…
Startup Plots Base-Station-on-a-Chip That Combines 5G and AI | Electronic Design, James MorraA startup is challenging Intel, Qualcomm, and other semiconductor giants with a new system-on-a-chip (SoC) that it claims replaces multiple functions of a 5G base…
aitos.io builds important cornerstones by joining RISC-V International and forms new Blockchain SIG with ecosystem partners | aitos.ioShanghai, China, February 23, 2021 /MWC Shanghai 2021/ — On Feb. 23, 2021 at MWC Shanghai, aitos.io, an innovative Blockchain and IoT infused and integrated firm, together…