No recent posts listed
RISC-V RV32I Instructions Format | Maven Silicon
Loongson promises self-reliance with new architecture | Stewart Randall, technode
RISC-V ZCE Extension | British Computer Society Open Source Specialists
Using eFPGA core for CPU ISA extension, reconfigurability | IMEN BAILI, EDN
CAES Gaisler Signs Contract with the European Space Agency for New Advanced Space Processor | Design & Reuse
Bugs: A verification engineer’s dream, a designer’s nightmare
BSC Working Towards First Completely Open Source European Full-Stack Ecosystem Based on New RISC-V CPU | HPCWire
Loongson unveils LoongArch CPU instruction set architecture for processors made in China | JEAN-LUC AUFRANC, CNX SoftwareWeek In Review: Auto, Security, Pervasive Computing | SUSAN RAMBO, Semiconductor Engineering
Security Enclave IP based on RISC-V | Design and ReuseIAR Systems brings functional safety tools to RISC-V with certification for IEC 61508 and ISO 26262
RISC-V RV32I Instructions Format | Maven SiliconThis video explains all RV 32I Instruction formats, R, I, S, B, J, and U types, and how it simplifies the instruction decoder logic. To…
Loongson promises self-reliance with new architecture | Stewart Randall, technodeLast week, Chinese processor company Loongson announced plans to release a new instruction set architecture. Loongson is known for processors based on the MIPS architecture,…
RISC-V ZCE Extension | British Computer Society Open Source SpecialistsPresented by Ibrahim Abu Kharmeh, Huawei Bristol, UK RISC-V is an open source fast growing ISA designed at the University of California, Berkeley. The ISA…
Using eFPGA core for CPU ISA extension, reconfigurability | IMEN BAILI, EDNProcessor extensibility with an external hardware module like FPGA or DSP core isn’t a new concept. However, there are no existing hardware solutions that allow…
CAES Gaisler Signs Contract with the European Space Agency for New Advanced Space Processor | Design & ReuseApril 20, 2021 -- Gothenburg, Sweden – CAES Gaisler, a leader in advanced mission-critical electronics, announced today that it has received a contract from the…
Bugs: A verification engineer’s dream, a designer’s nightmareThis blog was originally published on the Axiomise website. Read the original blog. Who wants to have bug escapes? Nobody. Who wants to have bugs…
BSC Working Towards First Completely Open Source European Full-Stack Ecosystem Based on New RISC-V CPU | HPCWireApril 19, 2021 — BSC researchers lead eProcessor, a project that will create a 100% European out-of-order (OoO) RISC-V core to produce new embedded High…
Loongson unveils LoongArch CPU instruction set architecture for processors made in China | JEAN-LUC AUFRANC, CNX SoftwareLoongson is a Chinese company better known for its MIPS processors, and we often see the company being mentioned in mainline Linux changelogs with regards to…
Week In Review: Auto, Security, Pervasive Computing | SUSAN RAMBO, Semiconductor EngineeringPervasive computing — IoT, edge, cloud, data center, and back PC maker Dell Technologies is spinning off 81% equity ownership of VMWare to two standalone public companies. VMWare, founded in…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
Security Enclave IP based on RISC-V | Design and ReuseContent originally posted on Design and Reuse: The eSecure IP is a single subsystem for RISC-V based SoC to address key security challenges, playing the…
IAR Systems brings functional safety tools to RISC-V with certification for IEC 61508 and ISO 26262Read the full press release.]]>
