No recent posts listed
Bringing the benefits of RISC-V and Renode to the Very Efficient Deep Learning in IoT project
Opening Up New Design Possibilities with OmniXtend
NASA Joins Forces with Small Business Team | Tactical Computing Labs
Imperas releases free ISS for RISCV-V CORE-V developers in the OpenHW ecosystem | Imperas
Geniatech DB1126 development board features RV1126 SoC for AI applications | ABHISHEK JADHAV, CNX-Software
Open-Source Verification not as Easy as Design | John Blyler, Design News
What Does RISC-V Stand For? | Semiconductor Engineering, Roddy Urquhart
Fun Hardware With RISC-V Processors | TWiT Tech Podcast Network
Video: Intel to Make ARM & RISC-V Chips!!! | Gary Explains
Video: MAX30102 Pulse Oximeter and Heart Rate Sensor Demo using VEGA Processor [ RISC-V ISA]
RISC-V XIP Support Queued Ahead Of Linux 5.13 To “eXecute In Place” | Michael Larabel
Valtrix and Codasip Cooperate on Verification of RISC-V Systems
RISC-V embedded variant RV32E now fully supported by SEGGER's Floating-Point libraryGigaDevice Offers MCUs Based on Both RISC-V, Arm | Rich Nass, Embedded Computing Design
Bringing the benefits of RISC-V and Renode to the Very Efficient Deep Learning in IoT projectThe EU-funded Very Efficient Deep Learning in IoT (VEDLIoT) project is underway. Launched at the end of 2020, it aims to build a next-generation IoT…
Opening Up New Design Possibilities with OmniXtendI am thrilled to see the announcement and initiation of collaboration between CHIPS Alliance and RISC-V International on the OmniXtend Cache Coherency protocol. We have…
NASA Joins Forces with Small Business Team | Tactical Computing LabsProposed System Architecture Application for Space Advancement MUENSTER, TEXAS, March 2021: NASA has selected 365 U.S. small business proposals for initial funding from the agency’s…
Imperas releases free ISS for RISCV-V CORE-V developers in the OpenHW ecosystem | ImperasImperas simulation technology with RISC-V reference models of the OpenHW CORE-V IP portfolio released as free Instruction Set Simulator for software development. Oxford, UK –…
Geniatech DB1126 development board features RV1126 SoC for AI applications | ABHISHEK JADHAV, CNX-SoftwareSince the release of Rockchip RV1126 SoC, we have covered the detailed specifications on the chip and the RV1126-based Firefly dual-lens AI camera module. To take advantage…
Open-Source Verification not as Easy as Design | John Blyler, Design NewsThe allure of open-source hardware is the flexibility for designers to create their own CPU-based platforms. Advocates believe that freely available open-source systems will encourage…
What Does RISC-V Stand For? | Semiconductor Engineering, Roddy UrquhartRISC-V (pronounced “risk-five”) stands for ‘reduced instruction set computer (RISC) five’. The number five refers to the number of generations of RISC architecture that were developed at…
Fun Hardware With RISC-V Processors | TWiT Tech Podcast NetworkKeith Packard shares his passion of hobbyist rocketry and hardware design. Packard and his partners develop hardware for rocketry kits using RISC-V processors. Doc Searls…
Video: Intel to Make ARM & RISC-V Chips!!! | Gary Explainsntel made several major announcements recently including the launch of its Intel Foundry Services business. It will offer capacity in the U.S. and Europe, along…
Video: MAX30102 Pulse Oximeter and Heart Rate Sensor Demo using VEGA Processor [ RISC-V ISA]Demonstrating MAX30102 Pulse Oximeter and Heart Rate Sensor using VEGA Microprocessor based on RISC-V ISA Source code : https://gitlab.com/cdac-vega/
RISC-V XIP Support Queued Ahead Of Linux 5.13 To “eXecute In Place” | Michael LarabelIt looks like the Linux 5.13 kernel will be supporting an interesting RISC-V feature this spring. Queued up now in RISC-V's "for-next" branch as of this week…
Valtrix and Codasip Cooperate on Verification of RISC-V SystemsBangalore, India and Munich, Germany – March 23rd, 2021 – Valtrix Systems, the provider of design verification products for building functionally correct CPU and system-on-chip…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
RISC-V embedded variant RV32E now fully supported by SEGGER's Floating-Point libraryRead the full release.]]>
GigaDevice Offers MCUs Based on Both RISC-V, Arm | Rich Nass, Embedded Computing DesignRead the full article.]]>
