Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

No recent posts listed
In $20bn push, Intel hopes to make US chip-making great again | Aljazeera

Intel plans to build two factories in Arizona in challenge to Taiwanese, South Korean advanced chip-making giants. Read the full article.

Verification In The Open Source Era | Brian Bailey, Semiconductor Engineering

What does open-source verification mean in the context of a RISC-V processor core? Does it provide free tools, free testbenches, or the freedom to innovate?…

Instructor-led course now includes hands-on labs with a RISC-V based emulated development target | Behan Webster

We are surrounded by electronic devices that make the modern world work. Almost all of these devices and the systems they run are “Embedded Systems”,…

ESP32-C3-DevKitM-1 RISC-V WiFI & BLE board to launch for $8, modules for $1.8+ | JEAN-LUC AUFRANC (CNXSOFT)

ESP32-C3 may be one of the most expected RISC-V processors in the IoT world, as it’s eventually expected to sell for the same price as…

SiFive collaborates with new Intel Foundry Services to enable innovative new RISC-V computing platforms | Sifive Blog – Patrick Little, President & CEO, SiFive

Enabling more choice for Next-Generation Heterogeneous Compute Platforms I am excited to see Intel's new Foundry services business (IFS) in the U.S. and Europe increase…

IAM949- CEO Expands and Engages Company’s Stakeholders | Podcast Interview with Calista Redmond

Calista Redmond is the CEO of RISC-V International with a mission to expand and engage RISC-V stakeholders, compel industry adoption, and increase visibility and opportunity…

AndeSysC™ – A Flexible RISC-V Processor Model for SoC Virtual Prototyping | Andes Technology

AndeSysC™ is Andes virtual platform solution based on SystemC to enrich the RISC-V ecosystem. It provides extendable, flexible and near-cycle accurate models of AndesCore™ V5…

The Cybersecurity Pincushion and a Myriad of Tiny Threat Points

“Large organizations are using over 130 tools on average. This is just massive!” - Matt Chiodi, CSO, Palo Alto Networks’ public cloud A new Cloud…

Mitacs and OpenHW Group partner on $22.5M first-of-its-kind open-source research program

Initial research project awarded to CMC Microsystems, ETH Zürich, and Polytechnique Montréal will be presented on March 18 via OpenHW TV webinar. Register at https://bit.ly/3dMIay3…

SiFive collaborates with new Intel Foundry Services to enable innovative new RISC-V computing platforms | Patrick Little, SiFive

Enabling more choice for Next-Generation Heterogeneous Compute Platforms I am excited to see Intel's new Foundry services business (IFS) in the U.S. and Europe increase…

WISeKey $WKEY Partners with Cortus to Secure Automated Vehicles Capable of Controlling All Aspects of Driving Without Human Intervention

WISeKey $WKEY Partners with Cortus to Secure Automated Vehicles Capable of Controlling All Aspects of Driving Without Human Intervention While automated vehicles become more and…

Valtrix and Codasip Cooperate on Verification of RISC-V Systems | Valtrix Technologies

BANGALORE, India and MUNICH, March 24, 2021 /PRNewswire/ -- Valtrix Systems, the provider of design verification products for building functionally correct CPU and system-on-chip implementations,…

No recent posts listed
No recent posts listed
No recent posts listed
An Interview With Tom Verbeure: Phantom Packets, RISC-V, Under The Hood Of FV | Matt Venn, Symbiotic EDA (YouTube)

0:00 Introduction 1:37 The case of the phantom packets 8:07 A bug free RISCV core without simulation 14:23 Under the hood of formal verification:  Follow…

What Enables AI at the Edge? | Sally Ward-Foxton, EE Times

Read the full article.]]>