No recent posts listed
Tianyihexin Licenses Codasip L30 for Powering Intelligent Wearable Device Solutions | Codasip
Imagination’s GPU selected for Beagle V RISC-V AI single board computer | Neil Tyler, New Electronics
RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension | Design & Resuse
Expanding a RISC-V Processor with Vector Instructions for Accelerating Machine Learning | British Computer Society Open Source
OpenHW Group highlights how verification is a key aspect of the open-source CORE-V processor IP
RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension
Smart public transportation system using VEGA Processor [ RISC-V ISA] | VEGA Processors
LeaRnV: a RISC-V based Embedded System Design Framework for Education and Research Development | TIMA Laboratory
Using gem5 and RISC-V simulation to enable the optimization of heterogeneous architectures | HiPEAC
Webinar: RISC-V Custom Instructions – Design, Development and Deployment, Feb 24 2021 | Imperas
RISC-V Summit 2020
Tianyihexin Licenses Codasip L30 for Powering Intelligent Wearable Device Solutions | CodasipMunich, Germany – February 24th, 2021 – Codasip, the leading supplier of customizable RISC-V® embedded processor IP, announced today that Nanjing Tianyihexin Electronics, an innovative…
Imagination’s GPU selected for Beagle V RISC-V AI single board computer | Neil Tyler, New ElectronicsStarFive, a provider of RISC-V processors, platforms and solutions, has licensed Imagination's IMG B-Series graphics processing unit (GPU) IP to support the development of its…
RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension | Design & ResuseFast Track significantly accelerates the ratification of small architecture extensions Read the full article.
Expanding a RISC-V Processor with Vector Instructions for Accelerating Machine Learning | British Computer Society Open SourcePresented by Pete Alexander, John Holden, Harry Cooper, Byron Theobald, Aaryaman Bhattacharya, Matthew Johns, University of Southampton
OpenHW Group highlights how verification is a key aspect of the open-source CORE-V processor IPThe RISC-V ISA (Instruction Set Architecture) permits a range of possibilities for processor implementation with a modular approach for standard and custom extensions. In addition,…
RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause ExtensionRISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension Fast Track significantly accelerates the ratification of small architecture extensions Zurich – Feb.…
Smart public transportation system using VEGA Processor [ RISC-V ISA] | VEGA ProcessorsDemonstrating Smart public transportation system using VEGA Microprocessor based on RISC-V ISA
LeaRnV: a RISC-V based Embedded System Design Framework for Education and Research Development | TIMA LaboratoryDesigning a modern System on a Chip is based on the joint design of hardware and software (co-design). However, understanding the tight relationship between hardware…
Using gem5 and RISC-V simulation to enable the optimization of heterogeneous architectures | HiPEACThis tutorial will provide an introduction to architectural simulation using the gem5-X simulation framework (which is an extended and improved version of the gem5 simulator)…
Webinar: RISC-V Custom Instructions – Design, Development and Deployment, Feb 24 2021 | ImperasImperas Software Ltd., the leader in RISC-V processor verification technology, today announced a joint webinar with Andes on optimizing RISC-V cores with custom extensions for…
RISC-V Summit 2020The third annual RISC-V Summit highlighted the continued rapid expansion of the RISC-V ecosystem, presenting both commercial offerings and exciting open-source developments. Newcomers to RISC-V,…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed