Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

No recent posts listed
Custom graphics extensions boost RISC-V | Nick Flaherty, eeNews Europe

Pixilica in the US has worked with the RV64X to propose a new set of graphics instructions designed for 3D graphics and media processing in a fused CPU-GPU…

Mouser Electronics Presents New RISC-V Resource Page | Mouser Electronics

February 1, 2021 - Mouser Electronics, Inc., the New Product Introduction (NPI) leader empowering innovation, has created a new resource site dedicated to RISC-V, an open source…

“HiFive Unmatched Software and Hardware” – Keith Packard (LCA 2021 Online) | linux.conf.au

We, at SiFive, are just finishing up building a RISC-V based computer that can be used as a full Linux desktop. It's time to take…

HOW TO CHOOSE AN ARCHITECTURE FOR A DOMAIN-SPECIFIC PROCESSOR |

If you are going to create a domain-specific processor, one of the key activities is to choose an instruction set architecture (ISA) that matches your software needs.…

Where to start with RISC-V

Originally posted on Medium How to get started, where to contribute, and what to do next RISC-V made the news recently when BeagleBoard.org revealed the…

Entering 5G, Andes Technology’s performance this year has risen again (Chinese) | Su Jiawei, Commercial Times

RISC-V silicon intellectual property (IP) factory Andes Technology (6533) successfully used the RISC-V architecture to catch up with the 5G, automotive and game console craze. The…

RISC-V based SoC is 5G basestaton on a chip | Eric Brown, LinuxGizmos.com

EdgeQ is prepping an AI-enabled 5G “basestation on a chip” built on RISC-V cores and OpenRAN standards that claims to greatly reduce power, cost, and…

RISC-V: what is it all about? | Nigel Charig, Power & Beyond

UC Berkeley developed the RISC-V instruction set as a CPU lingua franca for computer chips; an architecture used by all chipmakers and owned by nonei.…

EdgeQ touts RISC-V chips for open RAN 5G

SANTA CLARA, Calif. – EdgeQ, a 5G systems-on-a-chip company, announced today that Dr. Paul Jacobs and Matt Grob have joined the advisory board. As a…

Learn Risc-V Assembly Programming – Lesson1 : For absolute beginners! | ChibiAkumas

This is the first in a series of tutorials which will teach you how to get started with RiscV (Risc 5) programming This tutorial assumes…

Andes Technology Corp. Announces EdgeQ to Deliver Converged 5G and AI Silicon Platform with AndesCore™ RISC-V License for the 5G Open Radio Access Network | GlobeNewswire

San Jose, Jan. 26, 2021 (GLOBE NEWSWIRE) -- Andes Technology Corporation (TWSE: 6533), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and…

New RISC-V hardware designs from 5G startup EdgeQ | Jim Salter, Ars Technica

Today, 5G cellular startup EdgeQ is announcing the addition of two new members to its advisory board—former Qualcomm CEO Paul Jacobs, and former Qualcomm CTO…

No recent posts listed
No recent posts listed
No recent posts listed
Picocom selects UltraSoC in-system analytics and monitoring IP for 5G New Radio small cell SoC

The post Picocom selects UltraSoC in-system analytics and monitoring IP for 5G New Radio small cell SoC appeared first on UltraSoC.]]>