No recent posts listed
RISC-V Summit North America 2024: Keynotes and Industry Tracks
Optimizing the RISC-V BackendAre IoT Hardware Vendors Finally Going Open Source?Software-defined processors: the promise of RISC-V
Don’t Miss Out: RISC-V Summit North America 2024 – Register Before Prices Increase!LDRA extends RISC-V support, adds QNXCEO interview: Chips Act boost for RISC-V
Synopsys RISC-V ARC-V processor IP gets Lauterbach debug and trace
Towards Generic RISC-V TEE Ecosystem with Penglai and OP-TEE
AI/ML Innovations at RISC-V Summit North America: A Track to WatchIntroducing fast RISC-V interrupts support in Renode for real time applicationsKVM expansion card utilizes RISC-V CPU architecture for enhanced remote PC management — Sipeed NanoKVM-PCIe now available for pre-order starting at $40
Xuantie IOMMU from T-Head for RISC-V | Chong Ren, Alibaba Cloud
Mi-V Ecosystem Partner Solutions | Leah Iris, MicrochipXuanTie VirtualZone: RISC-V-based Security Extensions | Xuan Jian, Alibaba Cloud
RISC-V RV32I JALR Instruction | Maven Silicon
FOSSi Explosion 2021 | Olof Kindgren, FOSSi Foundation and Qamcom
Intel Corporation Makes Deep Investment in RISC-V Community to Accelerate Innovation in Open Computing
RISC-V RV32I J-Type | Maven Silicon
Semico Research’s New Report Predicts There Will Be 25 Billion RISC-V-Based AI SoCs By 2027 | Rich Wawrzyniak, Semico Research Corporation
Open source FPGA platform for Rowhammer security testing in the data center | AntmicroAlibaba Cloud Opens Up IoT Technology Development Platform | Wang Cindy, Alibaba Cloud
RISC-V RV32I S-Type | Maven Silicon
Edge AI on Low-Footprint RISC-V | Alexander Stanitzki, Fraunhofer IMS
Xuantie IOMMU from T-Head for RISC-V | Chong Ren, Alibaba CloudMi-V Ecosystem Partner Solutions | Leah Iris, MicrochipXuanTie VirtualZone: RISC-V-based Security Extensions | Xuan Jian, Alibaba CloudRISC-V RV32I JALR Instruction | Maven SiliconFOSSi Explosion 2021 | Olof Kindgren, FOSSi Foundation and QamcomIntel Corporation Makes Deep Investment in RISC-V Community to Accelerate Innovation in Open ComputingRISC-V RV32I J-Type | Maven SiliconSemico Research’s New Report Predicts There Will Be 25 Billion RISC-V-Based AI SoCs By 2027 | Rich Wawrzyniak, Semico Research CorporationOpen source FPGA platform for Rowhammer security testing in the data center | AntmicroAlibaba Cloud Opens Up IoT Technology Development Platform | Wang Cindy, Alibaba CloudRISC-V RV32I S-Type | Maven SiliconEdge AI on Low-Footprint RISC-V | Alexander Stanitzki, Fraunhofer IMS
Wuhan Sets Up Open-Source RISC-V Innovation Hub for Next-Gen Chips
Lauterbach Supports Microchip’s PIC64GX RISC-V® MPUs
Ashling announces RiscFree™ C/C++ SDK support for Microchip Technologies’ PIC64GX RISC-V ® -based multicore MPUs
Imagination Technologies announces new capital investment from Fortress Investment Group
Microchip Unveils Industry’s Highest Performance 64-bit HPSC Microprocessor (MPU) Family for a New Era of Autonomous Space ComputingAshling announces RiscFree™ C/C++ SDK support for India’s C-DAC VEGA RISC-V-based Multi-core MicroprocessorsTrillions of Cycles per Day: How SiFive Boosts IP and Software Validation with Synopsys HAPS Prototyping SystemHow Early Power Analysis Drives Energy-Efficient RISC-V Designs
Axelera AI Raises $68 Million Series B Funding to Accelerate Next-Generation Artificial IntelligenceRISC-V Shows Ambitious Prospects in Europe
Tenstorrent’s RISC-V-based Wormhole AI accelerators are available for pre-order today — pre-built workstations start at $12,000
Unpacking the CanMV K230 RISC-V board
RISC-V Summit North America 2024: Keynotes and Industry TracksThe RISC-V Summit North America 2024 is a pivotal event for the RISC-V community, bringing together innovators, developers, and thought leaders who are driving advancements…
Optimizing the RISC-V BackendHello everyone! A month and a half ago, we wrote about the latest status of the RISC-V DynaRec (Dynamic Recompiler, which is the JIT backend of Box64)…
Are IoT Hardware Vendors Finally Going Open Source?The open-source revolution is expanding beyond software into hardware design. New microcontrollers from Microchip Technology and Espressif incorporate processors based on RISC-V—an open-source instruction set architecture challenging Arm’s…
Software-defined processors: the promise of RISC-VIt’s an exciting time to be involved in open source. Linux powers the world’s most critical devices, a story to which Red Hat has always…
Don’t Miss Out: RISC-V Summit North America 2024 – Register Before Prices Increase!The RISC-V Summit North America 2024 is fast approaching, and it's a must-attend event for those interested in shaping the future RISC-V and open standards.…
LDRA extends RISC-V support, adds QNXLDRA has extended support for the RISC-V instruction set architecture (ISA) in its high assurance quality analysis and verification tool suite. The LDRA static analysis tools support…
CEO interview: Chips Act boost for RISC-VNick Flaherty talks to Calista Redmond, CEO of RISC-V International, on how the European Chips Act is driving the open instruction set architecture forward. “The…
Synopsys RISC-V ARC-V processor IP gets Lauterbach debug and traceLauterbach has extended their industry leading TRACE32® debug and trace tools to include support for Synopsys’ RISC-V instruction set based ARC-V™ processor IP, which includes…
Towards Generic RISC-V TEE Ecosystem with Penglai and OP-TEEBy Erhu Feng (Shanghai Jiao Tong University), Qingyu Shang (Shanghai Jiao Tong University), Yu-Chien Lin (Andes), Che-Chia Chang (Andes), Bing Gui (Nuclei) Introduction There has…
AI/ML Innovations at RISC-V Summit North America: A Track to WatchRegistration prices for RISC-V Summit North America 2024 increase after Oct 11. Register today to sit in on AI/ML presentations and more. Artificial Intelligence (AI)…
Introducing fast RISC-V interrupts support in Renode for real time applicationsReal time applications such as space or automotive where instant autonomous decision making is crucial require configurable standardized interrupt controllers. There are many well-known examples…
KVM expansion card utilizes RISC-V CPU architecture for enhanced remote PC management — Sipeed NanoKVM-PCIe now available for pre-order starting at $40Those looking for PC management solutions like KVMs, particularly in the server space, may be interested to hear of Sipeed's new KVM expansion card, which…
No recent posts listed
Xuantie IOMMU from T-Head for RISC-V | Chong Ren, Alibaba CloudThe recent development of the RISC-V IOMMU effort has attracted substantial attention from the RISC-V community. Xuantie IOMMU from T-Head Semiconductors of Alibaba Group, holding…
Mi-V Ecosystem Partner Solutions | Leah Iris, MicrochipThe Mi-V RISC-V ecosystem is a continuously expanding, comprehensive suite of tools and design resources developed by Microchip and numerous third parties to fully support…
XuanTie VirtualZone: RISC-V-based Security Extensions | Xuan Jian, Alibaba CloudIntroduction Among many new things in the 21st century, internet and IoT have been one of the most significant human advancements. As fast-paced and accelerating…
RISC-V RV32I JALR Instruction | Maven SiliconThis video explains the RV32I JALR instruction. RISC-V is growing rapidly, follow this RISC-V video blog series to obtain knowledge about RISC-V processors, Instruction formats,…
FOSSi Explosion 2021 | Olof Kindgren, FOSSi Foundation and QamcomDo you know what just happened? 2021 just happened. Most years has its ups and downs, but when it comes to 2021 it seems like…
RISC-V welcomes Intel to the Board of Directors to collaborate on RISC-V IP and contribute engineering expertise to accelerate RISC-V software development ZURICH – February…
RISC-V RV32I J-Type | Maven SiliconThis video explains the RV32I J-Type instructions. RISC-V is growing rapidly, follow this RISC-V video blog series to obtain knowledge about RISC-V processors, Instruction formats,…
Semico Research’s New Report Predicts There Will Be 25 Billion RISC-V-Based AI SoCs By 2027 | Rich Wawrzyniak, Semico Research CorporationResearch underscores current RISC-V architecture momentum, emphasizing impressive growth in consumer, enterprise and communication markets RISC-V is leading the open era of computing across…
Open source FPGA platform for Rowhammer security testing in the data center | AntmicroOur work together with Google and the world’s research community on detecting and mitigating the Rowhammer problem in DRAM memories has been proving that the…
Alibaba Cloud Opens Up IoT Technology Development Platform | Wang Cindy, Alibaba CloudAlibaba Cloud, the digital technology and intelligence backbone of Alibaba Group, announced it has opened the source code of Yun on Chip (YoC), its proprietary…
RISC-V RV32I S-Type | Maven SiliconThis video explains the RV32I S-Type instructions. RISC-V is growing rapidly, follow this RISC-V video blog series to obtain knowledge about RISC-V processors, Instruction formats,…
Edge AI on Low-Footprint RISC-V | Alexander Stanitzki, Fraunhofer IMSThe integration of AI algorithms on end devices (“Edge AI”, “AI of Things”, TinyML,..) is conquering the domain of resource constrained microcontrollers and cost-efficient ASIC…
No recent posts listed
Xuantie IOMMU from T-Head for RISC-V | Chong Ren, Alibaba CloudThe recent development of the RISC-V IOMMU effort has attracted substantial attention from the RISC-V community. Xuantie IOMMU from T-Head Semiconductors of Alibaba Group, holding…
Mi-V Ecosystem Partner Solutions | Leah Iris, MicrochipThe Mi-V RISC-V ecosystem is a continuously expanding, comprehensive suite of tools and design resources developed by Microchip and numerous third parties to fully support…
XuanTie VirtualZone: RISC-V-based Security Extensions | Xuan Jian, Alibaba CloudIntroduction Among many new things in the 21st century, internet and IoT have been one of the most significant human advancements. As fast-paced and accelerating…
RISC-V RV32I JALR Instruction | Maven SiliconThis video explains the RV32I JALR instruction. RISC-V is growing rapidly, follow this RISC-V video blog series to obtain knowledge about RISC-V processors, Instruction formats,…
FOSSi Explosion 2021 | Olof Kindgren, FOSSi Foundation and QamcomDo you know what just happened? 2021 just happened. Most years has its ups and downs, but when it comes to 2021 it seems like…
RISC-V welcomes Intel to the Board of Directors to collaborate on RISC-V IP and contribute engineering expertise to accelerate RISC-V software development ZURICH – February…
RISC-V RV32I J-Type | Maven SiliconThis video explains the RV32I J-Type instructions. RISC-V is growing rapidly, follow this RISC-V video blog series to obtain knowledge about RISC-V processors, Instruction formats,…
Semico Research’s New Report Predicts There Will Be 25 Billion RISC-V-Based AI SoCs By 2027 | Rich Wawrzyniak, Semico Research CorporationResearch underscores current RISC-V architecture momentum, emphasizing impressive growth in consumer, enterprise and communication markets RISC-V is leading the open era of computing across…
Open source FPGA platform for Rowhammer security testing in the data center | AntmicroOur work together with Google and the world’s research community on detecting and mitigating the Rowhammer problem in DRAM memories has been proving that the…
Alibaba Cloud Opens Up IoT Technology Development Platform | Wang Cindy, Alibaba CloudAlibaba Cloud, the digital technology and intelligence backbone of Alibaba Group, announced it has opened the source code of Yun on Chip (YoC), its proprietary…
RISC-V RV32I S-Type | Maven SiliconThis video explains the RV32I S-Type instructions. RISC-V is growing rapidly, follow this RISC-V video blog series to obtain knowledge about RISC-V processors, Instruction formats,…
Edge AI on Low-Footprint RISC-V | Alexander Stanitzki, Fraunhofer IMSThe integration of AI algorithms on end devices (“Edge AI”, “AI of Things”, TinyML,..) is conquering the domain of resource constrained microcontrollers and cost-efficient ASIC…
Wuhan Sets Up Open-Source RISC-V Innovation Hub for Next-Gen Chips(Yicai) July 26 -- Central Chinese city of Wuhan has formed a new innovation hub for RISC-V, an open-source instruction set architecture used to design…
Lauterbach Supports Microchip’s PIC64GX RISC-V® MPUsHoehenkirchen, Germany—July 25, 2024 — Lauterbach’s TRACE32® development tools now support Microchip’s 64-bit RISC-V® PIC64GX microprocessor family for power-efficient embedded-compute platforms. TRACE32® tools support includes…
Ashling announces RiscFree™ C/C++ SDK support for Microchip Technologies’ PIC64GX RISC-V ® -based multicore MPUsJuly-23rd , 2024, Limerick, Ireland. Embedded tools developer Ashling is pleased to partner with Microchip Technology, supporting the new and innovative PIC64GX RISC-V based multicore…
Imagination Technologies announces new capital investment from Fortress Investment GroupImagination Technologies (“Imagination”) today announced a new investment by funds managed by affiliates of Fortress Investment Group LLC (“Fortress”). Under the terms of the agreement, Fortress…
Microchip Unveils Industry’s Highest Performance 64-bit HPSC Microprocessor (MPU) Family for a New Era of Autonomous Space ComputingCHANDLER, Ariz., JULY 9, 2024 — The world has changed dramatically in the two decades since the debut of what was then considered a trail-blazing space-grade…
Ashling announces RiscFree™ C/C++ SDK support for India’s C-DAC VEGA RISC-V-based Multi-core MicroprocessorsJuly-8 th, 2024, Kochi, India. Embedded tools developer Ashling is pleased to partner with C-DAC, supporting their VEGA RISC-V based multi-core microprocessor family with our…
Trillions of Cycles per Day: How SiFive Boosts IP and Software Validation with Synopsys HAPS Prototyping SystemIn today’s landscape of generative AI, IoT, and more, the demand for advanced RISC-V core IP is rapidly escalating. As technology becomes increasingly software-driven, the…
How Early Power Analysis Drives Energy-Efficient RISC-V DesignsIn the world of processor development, flexibility is becoming a distinct advantage. As an open-standard instruction set architecture (ISA), the fifth iteration of reduced instruction…
Axelera AI Raises $68 Million Series B Funding to Accelerate Next-Generation Artificial IntelligenceSilicon Valley, CA and Eindhoven, NL – June 27, 2024 – Axelera AI, the leading provider of purpose-built AI hardware acceleration technology for generative AI and…
RISC-V Shows Ambitious Prospects in EuropeMunich, Germany — The European tech landscape is witnessing a notable evolution with the growing embrace of RISC-V, the open-source instruction set architecture. During the…
Tenstorrent’s RISC-V-based Wormhole AI accelerators are available for pre-order today — pre-built workstations start at $12,000AI start-up Tenstorrent has announced the commercial release of its Wormhole processors, built to power AI accelerators to compete with Nvidia. Wormhole will power the…
Unpacking the CanMV K230 RISC-V boardRISC-V ISA is almost 15-year old and RISC-V hardware has been popping up regularly for a while. Until recently it was difficult to find a board with…