Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

No recent posts listed
SEALSQ RISC-V Semiconductors is Pioneering Sustainability Through Decentralized Processing

SEALSQ Corp ("SEALSQ" or "Company") (NASDAQ: LAES), a leader in developing and selling semiconductors, PKI, and post-quantum technology hardware and software products, announces the breakthrough…

Microchip Technology Expands Processing Portfolio to Include Multi-Core 64-bit Microprocessors

CHANDLER, Ariz., July 9, 2024 — Real-time, compute intensive applications such as smart embedded vision and Machine Learning (ML) are pushing the boundaries of embedded processing requirements,…

Microchip Unveils Industry’s Highest Performance 64-bit HPSC Microprocessor (MPU) Family for a New Era of Autonomous Space Computing

CHANDLER, Ariz., JULY 9, 2024 — The world has changed dramatically in the two decades since the debut of what was then considered a trail-blazing…

Microchip Now Offers Full Microprocessor Spectrum, From 8- to 64-bit MPUs

With the ability to shift computing resources as needed, Microchip’s new 64-bit, RISC-V processors bring needed flexibility to embedded edge devices. Microchip has announced two…

Breker Brings RISC-V Verification to the Next Level #61DAC

RISC-V is clearly gaining momentum across many applications. That was quite clear at #61DAC as well. Breker Verification Systems solves challenges across the functional verification…

Eight core RISC-V processor and TSN switch for AI space designs

Microchip is qualifying an eight core fault tolerant RISC-V processor for AI in space applications. The radiation tolerant PIC64-HSPC octal core 1.2GHz switch provides 26K…

Microchip starts 64bit PIC64 family with RISC-V

Microchip has launched its first 64bit microprocessor line, starting with a multicore RISC-V cluster for its PIC64GX family. The PIC64 GX1000 uses the existing RISC-V…

RISC-V Thrives Through Research, International Collaboration

Munich, Germany — During the recent RISC-V Summit Europe, EE Times had the opportunity to talk to a leading RISC-V researcher Frank Kagan Gürkaynak, a…

Stealth startup Vybium developing European RISC-V AI accelerator

European startup Vybium is developing am AI accelerator chip using the open RISC-V instruction set architecture to take on the Nvidia A100 GPU in the…

[VIDEO] M5: RISC-V Instruction Set Architecture | RISC CPU Performance Explained

In this course, our Founder and CEO, Mr. P R Sivakumar, explains the layered architecture of RISC-V open ISA and how we chip designers design…

DAC 61: EDA addressing growing system complexity

At this year’s Design Automation Conference (DAC), I was told that the committee had received some 1,500 technical paper and presentation submissions, and a 34%…

Introducing the Mini-ITX motherboard ‘Milk-V Jupiter’ equipped with a RISC-V processor

Milk-V , a developer of RISC-V-related hardware, has announced the Milk-V Jupiter, a Mini-ITX motherboard equipped with a RISC-V processor. Milk-V Jupiter | RISC-V PC…

No recent posts listed
RISC-V International Reaches Ratification Milestone

ZURICH – April 4, 2024 –  RISC-V International, the global standards organization, today announced that 40 new technical specifications have been ratified in the past two years,…

MIPS Expands RISC-V Ecosystem Support to Enable Early Software Development for Multi-threaded Cores

SAN JOSE, CA – April 04, 2024 – MIPS, a leading developer of efficient and configurable IP compute cores, today announced that it has expanded its collaboration…

YuzukiHD’s Eight-Core Avaota-A1 Includes a 2 TOPS NPU, RISC-V “Remote CPU,” and Connectivity Aplenty

Embedded hardware specialist YuzukiHD is preparing to launch a single-board computer built around the Allwinner T/A527 system-on-chip (SoC) and boating a RISC-V "remote CPU" and…

[VIDEO] Why Does Formal Verification Matter for Semiconductors?

Axiomise formal verification is about making formal verification normal by deploying consulting and services on customer projects, leveraged by Axiomise training and formalISA for RISC-V.…

[VIDEO] From Specs to Verilog: AI assisted logic design on a RISC-V implementation

This session will focus on a demonstration using the RISC-V specification incorporated into a Sinfonia project. Sinfonia utilizes it’s ingested knowledge of RISC-V and the…

Signaloid C0-microSD A compact yet powerful FPGA development board in a microSD form factor

Signaloid C0-microSD is an FPGA development board based on the popular iCE40 FPGA from Lattice Semiconductor in a microSD form factor. You can use it to…

IAR sets the standard with class-leading support for Renesas’ first general-purpose RISC-V MCUs

Uppsala, Sweden, March 27, 2024 - IAR, the leader in software solutions and services for embedded development, is proud to announce enhancements to its premier…

RISC-V SSD controller provides 14GB/s transfers without a cooling solution

A hot potato: Many PCIe 5.0 SSDs currently on sale provide extremely high transfer rates compared to previous generations, however they all appear to require an…

RISC-V PCIe 5 SSD controller for the rest of us hits 14GB/s

A demo of Yingren Technology's YRS820 PCIe 5.0 SSD controller – built entirely on the RISC-V architecture – showed it reading at 14GB/sec and writing…

RISC-V Unleashes Your Imagination

Since October 2020, Renesas has been officially active in the RISC-V microcontroller space and successfully launched two ASSP products, for motor control and voice-driven HMI…

[VIDEO] Open source lightweight interpreter made in a day

"I redesigned my mini game to use the new CH32X035 chip. It supports full speed USB mass storage now, got an LDR for new features…

Achronix FPGAs Add Support for Bluespec’s Linux-capable RISC-V Soft Processors to Enable Scalable Processing

SANTA CLARA, Calif. & FRAMINGHAM, Mass.--(BUSINESS WIRE)--Achronix Semiconductor Corporation, a leader in high-performance FPGAs and embedded FPGA (eFPGA) IP, and Bluespec, Inc., an industry leader…