No recent posts listed
RISC-V Thrives Through Research, International CollaborationStealth startup Vybium developing European RISC-V AI accelerator
[VIDEO] M5: RISC-V Instruction Set Architecture | RISC CPU Performance ExplainedDAC 61: EDA addressing growing system complexity
Introducing the Mini-ITX motherboard ‘Milk-V Jupiter’ equipped with a RISC-V processorDesk of Ladyada – It’s a RISC-V kinda weekend #DeskOfLadyada #Adafruit
RISC-V Summit Europe 2024
METASAT Project Celebrates 18 Months of Innovation: Key Developments in Satellite Technology[VIDEO] RISC-V NAS: BPI-F3 & OpenMediaVaultStream Computing partners with VRULL and Software Ecosystems Solutions to build a richer software ecosystem for RISC-V AI application
Sunny skies and electric energy: RISC-V Summit Europe 2024 shines in MunichRISC-V Summit Europe News—Processor IP, Verification Tools, and More
Key Priorities for Accelerating the RISC-V Revolution
Key Priorities for Accelerating the RISC-V Revolution
Achronix FPGAs Add Support for Bluespec’s Linux-capable RISC-V Soft Processors to Enable Scalable ProcessingRenesas Introduces Industry’s First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
Podcast EP212: A View of the RISC-V Landscape with Synopsys’ Matt Gutierrez
Andes Technology: Pioneering the Future of RISC-V CPU IPQuad core RISC-V FPGA is automotive qualifiedTenstorrent and MosChip Partner on High Performant RISC-V DesignMIPS Expands Global Footprint with New Design Center and Talent for Systems Architects and AI ComputeStarFive’s RISC-V Based JH-7110 Intelligent Vision Processing Platform Adopted VeriSilicon’s Display Processor IPA custom RISC-V vector instruction to accelerate structured-sparse matrix multiplicationsGlobal and China Automotive RISC-V Chip Industry Research Report 2024: Customized Chips May Become the Future Trend, and RISC-V will Challenge ARMCanaan’s RISC-V based edge AIoT SoC adopted VeriSilicon’s ISP and GPU IPs
RISC-V Thrives Through Research, International CollaborationMunich, Germany — During the recent RISC-V Summit Europe, EE Times had the opportunity to talk to a leading RISC-V researcher Frank Kagan Gürkaynak, a…
Stealth startup Vybium developing European RISC-V AI acceleratorEuropean startup Vybium is developing am AI accelerator chip using the open RISC-V instruction set architecture to take on the Nvidia A100 GPU in the…
[VIDEO] M5: RISC-V Instruction Set Architecture | RISC CPU Performance ExplainedIn this course, our Founder and CEO, Mr. P R Sivakumar, explains the layered architecture of RISC-V open ISA and how we chip designers design…
DAC 61: EDA addressing growing system complexityAt this year’s Design Automation Conference (DAC), I was told that the committee had received some 1,500 technical paper and presentation submissions, and a 34%…
Introducing the Mini-ITX motherboard ‘Milk-V Jupiter’ equipped with a RISC-V processorMilk-V , a developer of RISC-V-related hardware, has announced the Milk-V Jupiter, a Mini-ITX motherboard equipped with a RISC-V processor. Milk-V Jupiter | RISC-V PC…
Desk of Ladyada – It’s a RISC-V kinda weekend #DeskOfLadyada #AdafruitThis weekend we ended up working a lot on two RISC-V designs in a push to get the final PCBs out the door. First up…
RISC-V Summit Europe 2024Germany was buzzing this week. No, not because of the Euros. Munich also hosted the 2024 edition of the RISC-V Summit Europe, and Codethink was…
METASAT Project Celebrates 18 Months of Innovation: Key Developments in Satellite TechnologyJuly 1st, 2024 – The METASAT Project, a European Commission-funded initiative aimed at transforming satellite technology is pleased to announce significant progress after a year…
[VIDEO] RISC-V NAS: BPI-F3 & OpenMediaVaultRAID RISC-V NAS built using a Banana Pi BPI-F3 single board computer and a JMB582 PCIe to SATA adapter. Watch the video.
Stream Computing partners with VRULL and Software Ecosystems Solutions to build a richer software ecosystem for RISC-V AI applicationBy Makeljana Shkurti, SES VRULL, a company headquartered in Austria that provides consulting services and outsourced R&D to semiconductor companies, is entering a strategic partnership…
Sunny skies and electric energy: RISC-V Summit Europe 2024 shines in MunichThis week, the 2024 edition of RISC-V Summit Europe took place in lovely Munich, Germany. Those of us who attended last year’s edition in Barcelona…
RISC-V Summit Europe News—Processor IP, Verification Tools, and MoreAt every point in the design process, RISC-V developers can make use of the advancements presented at RISC-V Summit Europe. It’s been a big week…
No recent posts listed
Key Priorities for Accelerating the RISC-V RevolutionBy Calista Redmond, CEO of the RISC-V Foundation Throughout my career, I’ve been proud to be part of a number of open source initiatives to…
No recent posts listed
Key Priorities for Accelerating the RISC-V RevolutionBy Calista Redmond, CEO of the RISC-V Foundation Throughout my career, I’ve been proud to be part of a number of open source initiatives to…
Achronix FPGAs Add Support for Bluespec’s Linux-capable RISC-V Soft Processors to Enable Scalable ProcessingSANTA CLARA, Calif. & FRAMINGHAM, Mass.--(BUSINESS WIRE)--Achronix Semiconductor Corporation, a leader in high-performance FPGAs and embedded FPGA (eFPGA) IP, and Bluespec, Inc., an industry leader…
Renesas Introduces Industry’s First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU CoreTOKYO, Japan ― Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, today announced the industry’s first general-purpose 32-bit RISC-V-based microcontrollers (MCUs) built with…
Podcast EP212: A View of the RISC-V Landscape with Synopsys’ Matt GutierrezDan is joined by Matt Gutierrez. Matt joined Synopsys in 2000 and is currently Sr. Director of Marketing for Processor & Security IP and Tools.…
Andes Technology: Pioneering the Future of RISC-V CPU IPOn September 13, 2021, Andes Technology Corporation successfully issued its GDR (Global Depositary Receipt) public offering on the Luxembourg Stock Exchange. At the time it made Andes…
Quad core RISC-V FPGA is automotive qualifiedEfinix in California has launched a line of FPGA devices with 32bit RISC-V cores specifically for the automotive industry. The Titanium Ti375 is automotive qualified…
Tenstorrent and MosChip Partner on High Performant RISC-V DesignSANTA CLARA, Calif., March 13, 2024 /PRNewswire/ --Tenstorrent and MosChip Technologies announced today that they are partnering on design for Tenstorrent's cutting-edge RISC-V solutions. In selecting MosChip…
MIPS Expands Global Footprint with New Design Center and Talent for Systems Architects and AI ComputeSAN JOSE, Calif.--(BUSINESS WIRE)--MIPS, a leading developer of efficient and configurable compute cores, today announced the company’s global expansion with the launch of a new…
StarFive’s RISC-V Based JH-7110 Intelligent Vision Processing Platform Adopted VeriSilicon’s Display Processor IPSHANGHAI--(BUSINESS WIRE)--VeriSilicon (688521.SH) today announced the successful integration of its Display Processor IP DC8200 into StarFive’s JH-7110 RISC-V mass production SoC. With high performance, low…
A custom RISC-V vector instruction to accelerate structured-sparse matrix multiplicationsA novel AI-acceleration paper presents a method to optimize sparse matrix multiplication for machine learning models, particularly focusing on structured sparsity. Structured sparsity involves a predefined pattern…
Global and China Automotive RISC-V Chip Industry Research Report 2024: Customized Chips May Become the Future Trend, and RISC-V will Challenge ARMDUBLIN, March 14, 2024 /PRNewswire/ -- The "Automotive RISC-V Chip Industry Research Report, 2024" report has been added to ResearchAndMarkets.com's offering. Read the full release.
Canaan’s RISC-V based edge AIoT SoC adopted VeriSilicon’s ISP and GPU IPsSHANGHAI--(BUSINESS WIRE)--VeriSilicon (688521.SH) today announced the integration of its Image Signal Processor (ISP) IP ISP8000, DeWarp Processor IP DW200, and 2.5D Graphics Processor Unit (GPU)…