No recent posts listed
Developers Use RISC-V Stack Without Worrying About Local SRAMs, DMAs
ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoCRISC-V Summit: SiFive’s 4th generation embedded cores
DAC 2024 Day One: Designing Chiplets and AI with RISC-VSemidynamics benchmarks 7bn parameter model on RISC-V AI IP
X-Silicon Introduces the World’s First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
RISC-V Summit Europe is Underway with 700+ Attendees Representing 40 CountriesSiFive Announces 4th Generation of Popular Essential Product Line to Spur Innovation Across Embedded ApplicationsSemidynamics benchmarks 7bn parameter model on RISC-V AI IPAshling announces RiscFree™ C/C++ SDK support for Renesas’s RISC-V-based R9AG021 MCUsIndustry Veteran Brings Software and Hardware Experience to Role Guiding all RISC-V Technical ActivitiesRISC-V International Names Andrea Gallo as VP, Technology
embedded world 2024: Codasip demonstrates CHERI memory protectionPeople to Watch 2024 – Calista Redmond
Andes Technology: Cultivating Academic Collaboration for Over a Decade with Sustainable SpiritWhat is RISC-V and Why Has it Become Important for Java?Tiempo Secure announces TESIC RISC-V Secure Element IP and development kit
Here’s Your Sneak Peek at SNUG Silicon Valley 2024Next Euro HPC Chip Coming Next Year Will Be in 2026 EU Exascale System[VIDEO] RISC-V for Edge AI ApplicationsFrom vision to reality in RISC-V: Interview with Karel MasarikHow the RISC-V ISA Offers Greater Design Freedom and FlexibilityUnderstanding RISC-V: The Open Standard Instruction Set Architecture
[VIDEO] HAPS high-performance RISC-V prototyping with asynchronous clocks | Synopsys
Developers Use RISC-V Stack Without Worrying About Local SRAMs, DMAsSemidynamics Tensor Unit efficiency data for its “All-In-One” AI IP, which uses a LlaMA-2 7B-parameter Large Language Model (LLM), has been made public. Roger Espasa,…
ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoCCombining IP from two RISC-V leaders with an independently developed NPU brings advanced AI acceleration and rich user interfaces to ESWIN Computing’s EIC77 Series SoCs.…
RISC-V Summit: SiFive’s 4th generation embedded coresSiFive announced the 4th generation of RISC-V CPU cores for embedded applications at RISC-V Summit Europe 2024 today. There are eight cores, three of which…
DAC 2024 Day One: Designing Chiplets and AI with RISC-VWatch the first of our roundups from DAC 2024, taking place this week at the Moscone Center in San Francisco, where we talk about the…
Semidynamics benchmarks 7bn parameter model on RISC-V AI IPSpanish RISC-V IP developer Semidynamics has benchmarked the performance of its Tensor Unit running a LlaMA-2 7B-parameter Large Language Model (LLM) on an ‘all in…
X-Silicon Introduces the World’s First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT DevicesSAN DIEGO, June 25, 2024 /PRNewswire/ -- X-Silicon is demonstrating the 1st Vulkan™ Software Rendering Platform capability running on the RISC-V Architecture. This opens up…
RISC-V Summit Europe is Underway with 700+ Attendees Representing 40 CountriesThis year’s RISC-V Summit Europe, taking place in Munich, Germany from Monday, June 24 – Friday, June 28, has already welcomed more than 700 attendees…
SiFive Announces 4th Generation of Popular Essential Product Line to Spur Innovation Across Embedded ApplicationsSiFive is seeing growing adoption, with more than two billion SiFive RISC-V based chips already in the market Munich, Germany, June 25, 2024 – Today SiFive,…
Semidynamics benchmarks 7bn parameter model on RISC-V AI IPSpanish RISC-V IP developer Semidynamics has benchmarked the performance of its Tensor Unit running a LlaMA-2 7B-parameter Large Language Model (LLM) on an ‘all in…
Ashling announces RiscFree™ C/C++ SDK support for Renesas’s RISC-V-based R9AG021 MCUsJune-24 2024, RISC-V European Summit, Munich, Germany. Embedded tools developer Ashling today announced support for the Renesas R9AG021 RISC-V MCUs from Renesas in Ashling’s RiscFree…
Industry Veteran Brings Software and Hardware Experience to Role Guiding all RISC-V Technical ActivitiesMUNICH, Germany – June 24, 2024 – RISC-V International, the global open standards organization, announced that Andrea Gallo has joined as the organization’s new vice…
RISC-V International Names Andrea Gallo as VP, TechnologyIndustry Veteran Brings Software and Hardware Experience to Role Guiding all RISC-V Technical Activities MUNICH, Germany – June 24, 2024 – RISC-V International, the global open…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
embedded world 2024: Codasip demonstrates CHERI memory protectionMunich, Germany, 13 March 2024 –Codasip, the leader in RISC-V Custom Compute, will demonstrate CHERI memory protection and HW/SW co-optimization at next month’s embedded world…
People to Watch 2024 – Calista RedmondCongratulations on your selection as a 2024 HPCwire Person to Watch. As a longtime electronics industry executive and the former president of the member-driven OpenPOWER…
Andes Technology: Cultivating Academic Collaboration for Over a Decade with Sustainable Spirit【Mar. 12, 2024 -Hsinchu, Taiwan】Andes Technology (TWSE: 6533), since the first agreement signed with National Chiao Tung University in 2010, has actively keeping engaged in…
What is RISC-V and Why Has it Become Important for Java?RISC stands for reduced instruction set computer, and V points to its fifth release in 2015. RISC-V is the new processor architecture to watch out for.…
Tiempo Secure announces TESIC RISC-V Secure Element IP and development kitGrenoble, France – March 8, 2023 – As security is increasingly the central issue of any SoC (System on Chip) development, for example taking into account…
Here’s Your Sneak Peek at SNUG Silicon Valley 2024Are you ready to step inside one of the premier conferences in the electronics industry? SNUG Silicon Valley 2024 will be back at the Santa…
Next Euro HPC Chip Coming Next Year Will Be in 2026 EU Exascale SystemThe next supercomputing chip for Europe’s homegrown Exascale supercomputer will come next year, according to an updated product roadmap. The 2025-bound Rhea-2 chip will succeed…
[VIDEO] RISC-V for Edge AI ApplicationsPaul Schell, Industry Analyst at ABI Research, discusses the growing start-up and legacy chipset vendor activity around RISC-V processors addressing AI workloads at the edge…
From vision to reality in RISC-V: Interview with Karel MasarikKarel Masarik is the founder of Codasip and since January 2024 also a member of the board of RISC-V International. Recently, EY named Karel Masarik the…
How the RISC-V ISA Offers Greater Design Freedom and FlexibilityThe need for more flexible and scalable processor architectures in the semiconductor industry continues to rise, contributing to the steady growth in the adoption of…
Understanding RISC-V: The Open Standard Instruction Set ArchitectureIntroduction to RISC-V RISC-V (pronounced as risk five) is an open standard Instruction Set Architecture (ISA) based on Reduced Instruction Set Computing (RISC) computer architecture.…
[VIDEO] HAPS high-performance RISC-V prototyping with asynchronous clocks | SynopsysThis video demonstrates high performance and asynchronous clocking using HAPS®-100 and HAPS ProtoCompiler software. The design uses a RISC-V Rocket System integrated highspeed DDR 4,…