No recent posts listed
Overview of Diplomacy for writing effective hardware design language Chisel (Japanese)
RISC-V CPU Performance | Maven Silicon
Let’s Make RISC-V Connected Systems Synonymous with Security
RISC-V Microarchitecture for Kids??!! | Steve Hoover, Redwood EDA
RISC-V International Annual Awards
Stream Computing Joins RISC-V International as a Premier Member
RISC-V International Reports Another Strong Year of Growth with New Technical Milestones, Educational Programs, RISC-V Adoption and More
What is Processor Core Complexity?
What is Needed to Support an Operating System?
Understanding the Performance of Processor IP Cores
RPC DRAM support in open source DRAM controller
13-Year-Old, Nicholas Sharkey, Creates a RISC-V Core
Overview of Diplomacy for writing effective hardware design language Chisel (Japanese)ハードウェア記述言語Chiselをもっともっと活用するためのDiplomacy概説 発表者：msyksphinz (FPGA開発日記著者) @msyksphinz_dev https://msyksphinz.hatenablog.com Chisel使ってますか？ Scalaをベースとしたハードウェア構築言語. 高位合成言語ではない SiFiveのRISC-V IPで採用されている Rocket-Chip : https://github.com/chipsalliance/rocket-chip BOOM : https://github.com/riscv-boom/riscv-boom Chiselの基礎 : 「Chiselを始めたい人に読んで欲しい本」 https://nextpublishing.jp/book/12162.html ChiselがVerilogを生成するまで ChiselはScalaのDSLなので、Chisel CompilerはScalaで記述してある Chisel CompilerはFIR (Flexible Interpretation Representation)と呼ばれる中間言語を生成する…
RISC-V CPU Performance | Maven SiliconThis video explains how Maven Silicon measures the CPU performance and how we try to improve the processor performance by improving its clock frequency and…
Let’s Make RISC-V Connected Systems Synonymous with SecurityThis blog was submitted by Silex Insight. If you are designing systems based on a RISC-V architecture, for example to run highly connected applications,…
RISC-V Microarchitecture for Kids??!! | Steve Hoover, Redwood EDALast month I had the great pleasure of sharing a blog post about Nicholas Sharkey, an amazing 13 year-old who participated with graduate students and…
RISC-V International Annual AwardsRISC-V Innovation Founders Awards In recognition of the industry impact initiated by the technical leadership and generous contribution of the founding inventors and innovators of…
Stream Computing Joins RISC-V International as a Premier MemberSilicon startup Stream Computing to join the RISC-V Board of Directors and Technical Steering Committee to advance open source AI innovation Zurich – Dec. 8,…
RISC-V International Reports Another Strong Year of Growth with New Technical Milestones, Educational Programs, RISC-V Adoption and MoreRISC-V sees widespread commercial adoption across industries, from embedded to AI, from IoT to HPC and beyond Zurich – Dec. 8, 2020 – RISC-V International,…
What is Processor Core Complexity?This blog was originally published on the Codasip blog. The more complex a processor core, the larger the area and power consumption. But increasing…
What is Needed to Support an Operating System?This blog was originally published on the Codasip blog. For each embedded product, software developers need to consider whether they need an operating system;…
Understanding the Performance of Processor IP CoresThis blog was originally published on the Codasip blog. Looking at any processor IP, you will find that their vendors emphasise PPA (performance, power…
RPC DRAM support in open source DRAM controllerOriginal content published October 28, 2020 on the Antmicro blog. The Internet of Things is one of the areas that is hugely benefiting from miniaturization…
13-Year-Old, Nicholas Sharkey, Creates a RISC-V CoreOne of my great pleasures operating my EDA startup, Redwood EDA, is working with enthusiastic college students and open-source developers and seeing how our technology…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed