No recent posts listed
Esperanto Technologies and Rapidus Partner to Enable More Energy-Efficient Designs for the Coming “Post GPU Era”
14 Years of RISC-V: A Journey of Innovation and Firsts
Benchmarking The First RISC-V Cloud Server: Scaleway EM-RV1 Performance
New Automotive Grade Linux Platform Release Adds Cloud-Native Functionality, RISC-V Architecture and Flutter-Based ApplicationsFrontgrade Gaisler Leads the Way in RISC-V Processor Development for Space ApplicationsCustom RISC-V cores for GPS augmentationMindgrove Brings First Indigenously-Designed RISC-V MCU to IndiaNew Automotive Grade Linux Platform Release Adds Cloud-Native Functionality, RISC-V Architecture and Flutter-Based Applications
Recent developments in the Zephyr port for RISC-VThe Rise of RISC-V and ISO 26262 ComplianceX- Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ – a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
RISC-V is Creating a ‘Linux Movement’ in Hardware
RISC-V Summit report: Meta leads the way for custom processorsRISC-V Summit Buzz – Launchpad Showcase Highlights Smaller Company Innovation
Open-Source Chip Design Takes Hold in Silicon Valley
Sameer Wasson’s Vision for MIPS/RISC-VSipeed Takes RISC-V Into the Gaming Arena with the Nintendo Switch-Like Lichee Pocket 4A
BSC presents Sargantana, the first open-source chips designed in Spain
RISC-V and Arteris: Shaping the Future of Chip DesignAndes Awards Imperas 2023 Partner of the Year
Reviewing the 2023 RISC-V Summit
[PODCAST] A Tour of the RISC-V Movement and SiFive’s Contributions with Jack Kang[VIDEO] The RISC-V Revolution
Esperanto Technologies and Rapidus Partner to Enable More Energy-Efficient Designs for the Coming “Post GPU Era”MOUNTAIN VIEW, Calif., May 15, 2024 – Esperanto Technologies™, the leading developer of high-performance, energy-efficient artificial intelligence (AI) and high-performance computing (HPC) solutions based on the…
14 Years of RISC-V: A Journey of Innovation and FirstsWhat began as a humble mission to construct a simple, efficient, and adaptable system for research endeavors and educational pursuits at the University of California…
Benchmarking The First RISC-V Cloud Server: Scaleway EM-RV1 PerformanceScaleway by way of their Scaleway Labs group recently launched the Elastic Metal RV1 (EM-RV1) as the world's first RISC-V servers available in the cloud.…
New Automotive Grade Linux Platform Release Adds Cloud-Native Functionality, RISC-V Architecture and Flutter-Based ApplicationsAGL’s latest UCB release advances SDV development and takes a software-first approach with support for AWS Graviton and Toyota Embedded Flutter Automotive Grade Linux (AGL), a…
Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space ApplicationsGOTHENBURG, Sweden--(BUSINESS WIRE)--Under a contract with the European Space Agency (ESA), Frontgrade Gaisler is designing a new RISC-V processor tailored to meet the requirements of…
Custom RISC-V cores for GPS augmentationMerlinTPS is to use a RISC-V processor core from Bluespec for satellite navigation augmentation and backup technology. The deal marks the start of the next…
Mindgrove Brings First Indigenously-Designed RISC-V MCU to IndiaThe new RISC-V-based SoC is the first microprocessor owned, designed, and marketed entirely from India to the open market. While semiconductor technology is a matter…
New Automotive Grade Linux Platform Release Adds Cloud-Native Functionality, RISC-V Architecture and Flutter-Based ApplicationsSAN FRANCISCO, May 9, 2024 /PRNewswire/ -- Automotive Grade Linux (AGL), a collaborative cross-industry effort developing an open source platform for all Software-Defined Vehicles (SDVs), has announced the latest…
Recent developments in the Zephyr port for RISC-VAs the open source Zephyr RTOS continues to grow in popularity, with most of the leading semiconductor vendors supporting the project as members, the open…
The Rise of RISC-V and ISO 26262 ComplianceRISC-V technology is beginning its inroads into automotive electrical/electronic (EE) architecture design. Four major trends are driving this evolution: the surge in electric vehicles (EVs), advances…
X- Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ – a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor CoreSAN DIEGO, May 1, 2024 /PRNewswire/ -- X-Silicon Inc (XSI), a San Diego-based startup, announced today their new NanoTile open-standard low-power "C-GPU" architecture that infuses GPU acceleration into a RISC-V…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
RISC-V is Creating a ‘Linux Movement’ in HardwareIn 1991, when Linus Torvalds created Linux, an open-source operating system, it threatened Microsoft’s business as Linux was an alternative to one of its core…
RISC-V Summit report: Meta leads the way for custom processorsAs a regular attendee of the RISC-V Summit US, I’ve come to appreciate the unique blend of cutting-edge technology discussions and the sunny California weather.…
RISC-V Summit Buzz – Launchpad Showcase Highlights Smaller Company InnovationOne of the goals of the recent RISC-V Summit was to demonstrate that the RISC-V movement is real – major programs by large organizations committing…
Open-Source Chip Design Takes Hold in Silicon ValleyA decade-old standard for designing semiconductors called RISC-V is gaining traction as technology companies look at making their own high-performance and specialized chips for artificial…
Sameer Wasson’s Vision for MIPS/RISC-VMIPS today is RISC-V. Unique to MIPS is that it has figured out a recipe, protecting the strengths of MIPS ISA while leveraging RISC-V to…
Sipeed Takes RISC-V Into the Gaming Arena with the Nintendo Switch-Like Lichee Pocket 4AEmbedded hardware specialist Sipeed has unveiled a new carrier for its high-performance Lichee Module 4A (LM4A) RISC-V system-on-module (SOM), and this one's a little unusual:…
BSC presents Sargantana, the first open-source chips designed in SpainThe Barcelona Supercomputing Center – Centro Nacional de Supercomputación (BSC-CNS) presented the new Sargantana chip, the third generation of open source processors designed entirely at…
RISC-V and Arteris: Shaping the Future of Chip DesignOverview RISC-V is revolutionizing the semiconductor world with its promise of freedom to innovate and enable specialization, fueling the golden age of semiconductors. The world…
Andes Awards Imperas 2023 Partner of the YearOxford United Kingdom, Dec. 12, 2023 (GLOBE NEWSWIRE) -- Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced that Andes Technology Corporation, a leading…
Reviewing the 2023 RISC-V SummitThe 2024 RISC-V Summit is already in the planning stages, but if you missed attending the 2023 version, then you're in luck. The keynote and technical…
[PODCAST] A Tour of the RISC-V Movement and SiFive’s Contributions with Jack KangDan is joined by Jack Kang of SiFive. As a member of the founding team at SiFive, Jack oversees the Business Development, Customer Experience, and Corporate…
[VIDEO] The RISC-V RevolutionRISC-V is a fast growing CPU architecture. This talk will give you an overview on what is driving the RISC-V eco-system. We will look into…